

16K RAM OPERATION

PolyMorphic
Systems

460 Ward Drive Santa Barbara California 93111 (805) 967-2351

This manual is PolyMorphic Systems part no. 810119.

Copyright 1977, Interactive Products Corporation.

Card
Revision C

The PolyMorphic Systems 16K RAM card provides 16,384 bytes of read/write storage. The card uses proven 4K dynamic RAM chips and provides "transparent" refresh circuitry onboard (no wait states). Each card has been tested for 72 hours before shipment. This includes 48 hours of GALPAT and checkerboard testing at high temperatures with no errors. This card should provide years of trouble-free service in your 8080-based S-100 system.

THEORY OF OPERATION

Refresh cycles are inserted during the T4 state of the M1 cycle of the 8080 central processor or during a hold or halt state of more than 15 cycles. Memory read cycles are initiated by the coincidence of the phase 1 clock, PSYNC, and DO7 (MREAD status). Write cycles are initiated by the leading edge of MWRITE. If the card is used with systems using DMA (Direct Memory Access), the DMA controller must provide the proper status bits on the DO bus during SYNC time. The bus timing must match that of an 8080 processor. Contact the manufacturer or distributor of the DMA controller before attempting to use the 16K RAM card with a DMA device.

ADDRESSING

Consult the user's manual for your computer to determine the correct address for this memory card. For POLY 88 or System 88 computers, the card should be addressed just above the present top of memory. If your system uses only 16K cards, the first card should be addressed at 2000H, the second card at 6000H, and the third card at A000H.

The 16K RAM card may be addressed to any 4K boundary within the 64K address space of the S-100 bus and will occupy the next 16K bytes of storage space. (If addressed at 2000H, the RAM will occupy 2000-5FFFH.) The address switches are located in the lower left corner of the card. Up to seven switches may be present, but only the top four are used. These switches are numbered 1 through 4 from the top of the card. The switch settings for various addresses are given below. Rocker switches are ON when the on or plus side of the rocker switch is pressed down. For purposes of reference, note the numbers down one side of the card and across the top. These numbers indicate the addresses of the memory chips within the 16K block. Numbers down the side indicate byte address; row 0 on the card is addressed in the first 4K of the block, row 1 in the next, and so on. Numbers across the top correspond to the bits in each byte. Column 0 contains the first bit in every byte, column 1 the second, etc.

		Switch Settings (X=on, blank=off)			
Address		1	2	3	4
0	0000				
4K	1000	X			
8K	2000		X		
12K	3000	X	X		
16K	4000			X	
20K	5000	X		X	
24K	6000		X	X	
28K	7000	X	X	X	
32K	8000				X
36K	9000	X			X
40K	A000		X		X
44K	B000	X	X		X
48K	C000			X	X
52K	D000	X		X	X
56K	E000		X	X	X
60K	F000	X	X	X	X


If addressed higher than C000H, the memory above FFFFH will appear in the lower end of the address space. (If set at E000 it will appear at E000-FFFFH and 0000-1FFFH.)

The RAM card may now be plugged into your system backplane. Consult the user's manual for your computer for card insertion instructions.

SPECIFICATIONS


Memory Size:	16,384 Bytes
Access Time:	375 nS (from 01)
Cycle Time:	525 nS
Wait States:	0
Power Consumption:	+16 to 20V @ 200 mA max. (active)
	+16 to 20V @ 90 mA max. (standby)
	+8 to 10V @ 600 mA max.
	-16 to 20V @ 24 mA max.
Card Size:	5.5" x 10"

POLYMPHONIC SYSTEMS		90014	
SCHEMATIC - CPU		E	
PARTS LIST		REV. 1	
DATE: 11-23-76		DRAWN BY: J. S. STANLEY	
CHECKED BY: J. S. STANLEY		APPROVED BY: J. S. STANLEY	
PROJECT NO. 90014		SHEET NO. 1	




1. ALL RESISTANCE VALUES ARE IN OHMS
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS
 3. INDICATES GROUND

POLYMPHONIC SYSTEMS		90014	
SCHEMATIC - CPU		E	
PARTS LIST		REV. 1	
DATE: 11-23-76		DRAWN BY: J. S. STANLEY	
CHECKED BY: J. S. STANLEY		APPROVED BY: J. S. STANLEY	
PROJECT NO. 90014		SHEET NO. 1	




PROJECT NO.	90014	
DATE	6-21-77	
DESIGNER	DCR 100127	
REVISIONS		
NO.	DATE	DESCRIPTION
1		
2		
3		
4		
5		
6		
7		
8		

NO.	DATE	DESCRIPTION
1		
2		
3		
4		
5		
6		
7		
8		



PROJECT NO.	90014	
DATE	6-21-77	
DESIGNER	DCR 100127	
REVISIONS		
NO.	DATE	DESCRIPTION
1		
2		
3		
4		
5		
6		
7		
8		




© 1977 INTERACTIVE PRODUCTS CORPORATION

UNLESS OTHERWISE SPECIFIED		DATE
DRAWING PER ARAKI, L.		6-22-77
REVISIONS ARE IN INCHES AND DECIMALS		
BREAK SHOWN BY		
XX ±	Y	
XXX ±	Y	
MATERIAL		
FINISH		
OWN	CHECK	DATE
ARAKI, L.		6-22-77
PREP	CHK	
9.A.D.		7-6-77
APP	USED ON	
NEXT ASST		

POLYMORPHIC SYSTEMS GOLETA		SIZE
SCHEMATIC-SYSTEM 8813 INTERCONNECT		C
DRAWING NUMBER		104402
REV		

NOTES: UNLESS OTHERWISE SPECIFIED

REV	DESCRIPTION	DATE	BY
A	REDESIGNED QSR APPROX	6/27/77	JLT
B	QSR APPROX	5/13/77	JLT
	part		



TO BE INSTALLED AFTER
 11711 SOLIDER OPERATION.
 1. SOCKET NOT REQUIRED FOR KVI

NOTES: UNLESS OTHERWISE SPECIFIED



SEE PART'S LIST D07011
 INTERACTIVE PRODUCTS CORPORATION

POLYMORPHIC SYSTEMS
 ASSY - KEYBOARD II


DATE	BY	CHKD BY
12/27/77	JLT	JLT

REV	DATE	BY
0	02/10/77	JLT

SCALE	OF
1/1	1



IC	DESCRIPTION
1	7406
2	74150B
3	556
4	74157-6
5	74129
6	74150
7	74154
8	74LS163
9	74LS93



609-2603
ANSLEY


UNIT USE OTHER USE SPECIFY
MATERIAL

POLYMORPHIC SYSTEMS
SCHEMATIC KEYBOARD II

DATE: 7-21-77
DRAWING NUMBER: 102 202
SCALE: 1:1

NOTES: UNLESS OTHERWISE SPECIFIED

REV	DESCRIPTION	DATE	BY
1	DCR (200) ST	4-27-71	JTB
2	DCR (200) ST	4-27-71	JTB
3	DCR (200) ST	4-27-71	JTB



TO BE INSTALLED AFTER
FLUX SOLDER OPERATION.
MODIFY PER 109445.


RESISTOR NETWORKS (RNT THROUGH RNV) TO BE
INSTALLED AFTER BACKPLANE TEST
RMS, UNLESS OTHERWISE SPECIFIED

SEE PARTS LIST 00-9090

POLYMER PRODUCTS CORPORATION

ASSY - SYS BA/B BACKPLANE

REV	DESCRIPTION	DATE	BY
1	DCR (200) ST	4-27-71	JTB
2	DCR (200) ST	4-27-71	JTB
3	DCR (200) ST	4-27-71	JTB



UNLESS OTHERWISE SPECIFIED, ALL DIMENSIONS ARE IN INCHES AND DECIMALS THEREOF ARE TO BE USED UNLESS OTHERWISE SPECIFIED.

DATE	REV	BY	CHKD
10/18/75	1	ETG	ETG
10/18/75	2	ETG	ETG
10/18/75	3	ETG	ETG
10/18/75	4	ETG	ETG
10/18/75	5	ETG	ETG
10/18/75	6	ETG	ETG
10/18/75	7	ETG	ETG
10/18/75	8	ETG	ETG


SCALE: 2:1

REV

DRAWING NUMBER

DD4020

SHEET OF




NOTES: SEE ASSY DRAWING SPEC 113

POLYMORPHIC SYSTEMS.		POLYMORPHIC SYSTEMS.	
ASSY - SYS 8813 POWER SUPPLY		ASSY - SYS 8813 POWER SUPPLY	
DESIGNER	L. ARAKI	DATE	11-8-77
CHKD BY		REV	A
DATE		DRWG NUMBER	004020
SCALE	1:1	SHEET	1

DRAWING NO. 001027

REVISIONS			
REV.	DESCRIPTION	DATE	APP'R




SEE PARTS LIST 001027

UNLESS OTHERWISE SPECIFIED INTERPRET DRAWING PER ANSI Y14 DIMENSIONS ARE IN INCHES AND APPLY AFTER FLATTING BREAK SHARP EDGES		DRAWN <i>R. Sencosky</i> CHECK <i>F.E.A.</i> DATE 6-17-77
XX ± XXX ±	Y ± Z ±	PROJ. ENGR. <i>F.E.A.</i> DATE 6-30-77
MATERIAL POLYMERIC SYSTEMS ASSY-PARALLEL BD		USED ON NEXT ASSY
FINISH		THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION. IT MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF THE MANUFACTURER.
SIZE B	DRAWING NUMBER 001027	REV.
SCALE 2/1	SHEET	OF

NOTES: UNLESS OTHERWISE SPECIFIED

REV	DESCRIPTION	DATE	APPR
A	DR 100115 10U1HD	6-19-77	022



© 1977 INTERACTIVE PRODUCTS CORPORATION

POLYMORPHIC SYSTEMS

SCHEMATIC - 10 SLOT BACKPLANE

CONTRACT NO.		APPROVALS		DATE
		DRAWN	<i>R. Sandberg</i>	3-5-77
		CHECKED	<i>APPR. P. H. A.</i>	10/6

DIMENSIONS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
TOLERANCES ARE:
FRACTIONS .XX ±
DECIMALS .XXX ±
ANGLES ±


MATERIAL FINISH

DO NOT SCALE DRAWING

SIZE	CODE IDENT NO.	DRAWING NO.	REV
B		104041	A


SCALE — SHEET OF

REV	DESCRIPTION	DATE
A	D212 10015B	D-777




© 1977 INTEL CORP. ALL RIGHTS RESERVED


<p>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. FRACTIONS ARE IN INCHES. DECIMALS ARE IN INCHES. ANGLES ARE IN DEGREES.</p>	
<p>CONTRACT NO.</p>	<p>APPROVALS</p>
<p>DRAWN <i>R. Smith</i></p>	<p>DATE 4-5-77</p>
<p>CHECKED</p>	<p>DATE</p>
<p>APPR. <i>P.P.D.</i></p>	<p>DATE 10/16</p>
<p>POLYMORPHIC SYSTEMS</p>	
<p>SCHEM-FLOPPY POWER SUPPLY</p>	
<p>SIZE B</p>	<p>CODE IDENT NO. 104021</p>
<p>DRAWING NO. 104021</p>	<p>REV A</p>
<p>SCALE</p>	<p>SHEET OF</p>



DO NOT SCALE DRAWING



TO SA400 DRIVE



NOTE: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTANCE VALUES ARE IN OHMS

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS

IC #	PACKAGE	MANUFACTURER'S PART NUMBER	MANUFACTURER'S PART NUMBER	MANUFACTURER'S PART NUMBER	MANUFACTURER'S PART NUMBER
IC1	74LS100	74LS100	74LS100	74LS100	74LS100
IC2	74LS100	74LS100	74LS100	74LS100	74LS100
IC3	74LS100	74LS100	74LS100	74LS100	74LS100
IC4	74LS100	74LS100	74LS100	74LS100	74LS100
IC5	74LS100	74LS100	74LS100	74LS100	74LS100
IC6	74LS100	74LS100	74LS100	74LS100	74LS100
IC7	74LS100	74LS100	74LS100	74LS100	74LS100
IC8	74LS100	74LS100	74LS100	74LS100	74LS100
IC9	74LS100	74LS100	74LS100	74LS100	74LS100
IC10	74LS100	74LS100	74LS100	74LS100	74LS100
IC11	74LS100	74LS100	74LS100	74LS100	74LS100
IC12	74LS100	74LS100	74LS100	74LS100	74LS100
IC13	74LS100	74LS100	74LS100	74LS100	74LS100
IC14	74LS100	74LS100	74LS100	74LS100	74LS100


© 1977 INTERACTIVE PRODUCTS CORPORATION

POLYMORPHIC SYSTEMS

SCHEMATIC - DISC CONTROLLER

10-0011


REV	DESCRIPTION	DATE	BY
1	RELEASED DCR 1000-4E	7-18-72	
2	DCR 1001-3-4	10-18-72	
3	DCR 1001-5-0	11-17-72	



2. MANUALLY PERFORM DOWS 109790.
 TO BE INSULATED AFTER
 FLOW SOLDER OPERATION.

NOTES: UNLESS OTHERWISE SPECIFIED


REV	DESCRIPTION	DATE	BY
1	101-VANORPHIC SYSTEMS	7-18-72	
2	ASSY-101K R4W1	7-18-72	



IC1	74LS132	IC11	74LS10
IC2	74LS132	IC12	74LS10
IC3	74LS132	IC13	74LS10
IC4	74LS132	IC14	74LS10
IC5	74LS132	IC15	74LS10
IC6	74LS132	IC16	74LS10
IC7	74LS132	IC17	74LS10
IC8	74LS132		
IC9	74LS132		
IC10	74LS132		

POLYMORPHIC SYSTEMS	
SCHEMATIC - 16K RAM	
DATE: 10/27/77	DESIGNED BY: L. ARANKI
DRAWN BY: J. L. ARANKI	CHECKED BY: J. L. ARANKI
SCALE: D	SHEET: 1 OF 1

REV	DATE	BY
A	02R 100115	9491
B	02R 100119	9491



5. TO BE INSTALLED AFTER ROOM SOLDIER DETERMINATION
4. MODULITY PER DATA 1014926, 104433, 105252.
3. TO BE USED FOR BANKS UP TO REV. 0.31
2. IC27: 4.0 MONITOR P/N 035020.
1. FOR DISC SYSTEM:
 - A. IC25 ROOM ROOM 400 P/N 035025
 - B. IC26 ROOM ROOM 400 P/N 035030

NOTE: UNLESS OTHERWISE SPECIFIED

DATE	BY	CHKD
10/15/77	Y.H.A. 11737	22707
DESIGNED BY	Y.H.A. 11737	
CHECKED BY		
APPROVED BY		

© 1977 Bell Telephone Laboratories Corporation

HYDROPHIC SYSTEMS

MSV-CPU BOARD

TITLE	DRAWING NUMBER
MSV-CPU BOARD	0010162
DATE	SHEET OF
10/15/77	1