

DS7833/DS8833/DS7835/DS8835 Quad TRI-STATE® Bus Transceivers

General Description

This family of TRI-STATE bus transceivers offers extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated DC or AC, at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when $V_{\rm CC} = 0V$. The receiver incorporates hysteresis to provide greater noise immunity. All devices utilize a high current TRI-STATE output driver. The DS7833/DS8833 and DS7835/DS8835 employ TRI-STATE outputs on the receiver also.

The DS7833/DS8833 are non-inverting quad transceivers with a common inverter driver disable control and common inverter receiver disable control.

The DS7835/DS8835 are inverting quad transceivers with a common inverter driver disable control and a common inverter receiver disable control.

Features

■ Receiver hysteresis 400 mV typ
■ Receiver noise immunity 1.4V typ
■ Bus terminal current for 80 μA max normal V_{CC} or V_{CC} = 0V

■ Receivers

 Sink
 16 mA at 0.4V max

 Source
 2.0 mA (Mil) at 2.4V min

 5.2 mA (Com) at 2.4V min

■ Drivers

Sink

50 mA at 0.5V max 32 mA at 0.4V max

Source

10.4 mA (Com) at 2.4V min 5.2 mA (Mil) at 2.4V min


- Source
- Drivers have TRI-STATE outputs
 DS7833/DS8833, DS7835/DS8835 receivers have TRI-STATE outputs
- Capable of driving 100Ω DC—terminated buses
- Compatible with Series 54/74

Connection Diagram

Dual-In-Line Package DRIVER DISABLE DRIVER DISABLE

Top View

Order Number DS7833J, DS8833J or DS8833N See NS Package Number J16A or N16A



Top View

Order Number DS7835J, DS8835J or DS8835N See NS Package Number J16A or N16A

2-101

Absolute Maximum Rati	ings (Note 1)	Operating Con	ditions		
If Military/Aerospace specified dev	•		Min	Max	Units
contact the National Semiconductor Sales Office/ Distributors for availability and specifications.		Supply Voltage, V _{CC} DS7833/DS7835 DS8833/DS8835	4.5 4.75	5.5 5.25	V
Supply Voltage	7.0V		4.75	5.25	•
Input Voltage	5.5V	Temperature (T _A) DS7833/DS7835	- 55	+ 125	°C
Output Voltage	5.5V	DS8833/DS8835	ő	+ 70	°Č
Storage Temperature	-65°C to +150°C				
Maximum Power Dissipation* at 25°C					
Cavity Package	1509 mW				
Molded Package	1476 mW				
Lead Temperature (Soldering, 4 sec.)	260°C				
*Derate cavity package 10.1 mW/°C above 25°C 11.8 mW/°C above 25°C.	c; derate molded package				

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions			Min	Тур	Max	Units
DISABL	E/DRIVER INPUT							
V _{IH}	High Level Input Voltages	V _{CC} = Min			2.0			٧
VIL	Low Level Input Voltage	V _{CC} = Min	DS7833, DS8833, D	S8835	(8.0	v
	,		DS7835	DS7835			0.7	
liн	High Level Input Current	V _{CC} = Max	V _{IN} = 2.4V				40	μΑ
		V _{IN} = 5.5V					1.0	mA
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_{IN} = 0.4V$				- 1.0	-1.6	mΑ
V _{CL}	Input Clamp Diode	$V_{CC} = 5.0V$, $I_{IN} = -12$ mA, $T_A = 25$ °C				-0.8	-1.5	V
I _{IT}	Driver Low Level Disabled Input Current	Driver Disable Input = 2.0V, V _{IN} = 0.4V					40	μΑ
RECEIV	ER INPUT/BUS OUTPUT							
V _{TH}	High Level Threshold Voltage	DS78		DS7833, DS7835	1.4	1.75	2.1	٧
				DS8833, DS8835	1.5	1.75	2.0	٧
VTL	Low Level Threshold Voltage			DS7833, DS7835	8.0	1.35	1.6	٧
				DS8833, DS8835	8.0	1.35	1.5	V
IS	Bus Current, Output Disabled or High	$V_{BUS} = 4.0V$	V _{CC} = Max			25	80	μΑ
			$V_{CC} = 0V$			5.0	80	μΑ
		V _{CC} = Max, V _{BUS} = 0.4V				- 2.0	40	μΑ
V _{OH}	Logic "1" Output Voltage	V _{CC} = Min	$I_{OUT} = -5.2 \text{mA}$	DS7833, DS7835	2.4	2.75		V
_			$I_{OUT} = -10.4 \text{ mA}$	DS8833, DS8835	2.4	2.75		V
V _{OL}	Logic "0" Output Voltage	V _{CC} = Min	I _{OUT} = 50 mA			0.28	0.5	V
		I _{OUT} = 32 mA					0.4	V
los	Output Short Circuit Current	V _{CC} = Max, (Note 4)	Max, (Note 4)			-62	-120	mA
RECEIV	ER OUTPUT							
V _{OH}	Logic "1" Output Voltage	V _{CC} = Min	$I_{OUT} = -2.0 \text{ mA}$	DS7833, DS7835	2.4	3.0		٧
			$I_{OUT} = -5.2 \text{mA}$	DS8833, DS8835	2.4	2.9		V
VOL	Logic "0" Output Voltage	V _{CC} = Min, I _{OUT} = 16 mA				0.22	0.4	٧
lot	Output Disabled Current	V _{CC} = Max, Disable	$v_{OUT} = 2.4V$		ļ		40	μΑ
		Inputs = 2.0V					-40	μΑ

Electrical Characteristics (Notes 2 and 3) (Continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Units		
RECEIVER OUTPUT (Continued)									
los	Output Short Circuit Current	V _{CC} = Max, (Note 4)	DS7833, DS7835	28	-40	-70	mA		
			DS8833, DS8835	-30		-70	mA		
Icc	Supply Current	V _{CC} = Max	DS7833, DS8833		84	116	mA		
			DS7835, DS8835		75	95	mA		

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DS7833, DS7835 and across the 0° C to $+70^{\circ}$ C range for the DS8833, DS8835. All typicals are given for $V_{CC}=5.0V$ and $T_{A}=25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Switching Characteristics $v_{CC} = 5.0V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t _{pd0}	Propagation Delay to a Logic "0" from Input to Bus	(Figure 1)	DS7833/DS8833		14	30	ns
			DS7835/DS8835		10	20	ns
t _{pd1}	Propagation Delay to a Logic "1" from Input to Bus	(Figure 1)	DS7833/DS8833		14	30	ns
			DS7835/DS8835		11	30	ns
t _{pd0}	Propagation Delay to a Logic "0" from Bus to Input	(Figure 2)	DS7833/DS8833		24	45	ns
			DS7835/DS8835		16	35	ns
t _{pd1}	Propagation Delay to a Logic "1" from Bus to Input	(Figure 2)	DS7833/DS8833		12	30	ns
			DS7835/DS8835		18	30	ns
t _{PHZ}	Delay from Disable Input to High Impedance State (from Logic "1" Level)	C _L = 5.0 pF, (<i>Figures 1</i> and <i>2</i>)	Driver		8.0	20	ns
			Receiver		6.0	15	ns
t _{PLZ}	Delay from Disable Input to High Impedance State (from Logic "0" Level)	C _L = 5.0 pF, (<i>Figures 1</i> and <i>2</i>)	Driver		20	35	ns
			Receiver		13	25	ns
t _{PZH}	Delay from Disable Input to Logic "1" Level (from High Impedance State)	C _L = 5.0 pF, (<i>Figures 1</i> and <i>2</i>)	Driver		24	40	ns
			Receiver		16	35	ns
[†] PZL	Delay from Disable Input to Logic "0" Level (from High Impedance State)	C _L = 5.0 pF, (<i>Figures 1</i> and <i>2</i>)	Driver		19	35	ns
			Receiver DS7833/DS8833		15	30	ns
			Receiver DS7835/DS8835		33	50	ns

AC Test Circuits




FIGURE 1. Driver Output Load




FIGURE 2. Receiver Output Load

