## Assembly Instructions MP-N Calculator Interface Kit

The Southwest Technical Products MP-N Calculator Interface interfaces the SWTPC 6800 Computer System thru a Peripheral Interface Adapter (PIA) to the National Semiconductor MM57109 Number Oriented Processor. This "processor" is a Reverse Polish Notation (RPN) calculator chip without the internal keypad interfacing circuitry which has made interfacing to calculator chips so difficult in the past. This chip allows data and instruction entry in conventional binary form and speeds entry with the elimination of the debounce circuitry built into conventional calculator chips. It is called a processor because it has instructions and control lines which allow it to operate in conjunction with ROM and RAM as a stand alone numerical processor. It may however be operated as a computer peripheral for numerical calculation and this is the configuration in which the chip has been implemented.

All interfacing from the 6800 Computer System to the calculator chip has been done thru a 6820 PIA. Both the PIA and calculator chip reside on a $31 / 2 " X 51 / 4$ double sided, plated thru hole circuit board plugged onto one of tie seven available interface card positions on the mother board of the 6800 Computer. All data and instructions fed to and all results received from the calculator chip are handled by your own assembler or machine language program. The calculator features reverse Polish notation, floating point or scientific notation, up to an eight digit mantissa and two digit exponent, trig functions, base 10 and natural logarithms, and overflow indicator.

## PC Board Assembly

NOTE: Since ail of the holes on the PC board have been plated thru, it is only necessary to solder the components from the bottom side of the board. The plating provides the electrical connection from the "BOTTOM" to the "TOP" foil of each hole. Unless otherwise noted it is important that none of the connections be soldered until all of the components of each group have been installed on the board. This makes it much easier to interchange components if a mistake is made during assembly. Be sure to use a low wattage iron (not a gun) with a small tip. Do not use acid core solder or any type of paste flux. We will not guarantee or repair any kit on which either product has been used. Use only the solder supplied with the kit or a 60/40 alloy resin core equivalent. Remember all of the connections are soldered on the bottom side of the board only. The plated-thru holes provide the electrical connection to the top foil.
( ) Before installing any parts on the circuit board, check both sides of the board over carefully for incomplete etching and foil "bridges" or "breaks". It is unlikely that you will find any, but should there be one, especially on the "TOP" side of the board, it will be very hard to locate and correct after all of the components have been installed on the board.
( ) Starting from one end of the circuit board install each of the three, 10 pin Molex female edge connectors along the lower edge of board. These connectors must be inserted from the "TOP" side of the board and must be pressed down firmly against the circuit board, so that each pin extends completely into the holes on the circuit board. Not being careful here will cause the board to either wobble and/or be crooked when plugging it onto the mother board. It

Scanned and edited by Michael Holley Jan 20, 2001 Revised May 18, 2003 Southwest Technical Products Corporation Document Circa 1977
is suggested that you solder only the two end pins of each of the three connectors until all have been installed at which time if everything looks straight and rigid you should solder the as yet unsoldered pins.
( ) Insert the small nylon indexing plug into the lower edge connector pin indicated by the small triangular arrow on the "BOTTOM" side of the circuit board. This prevents the board from being accidentally plugged on incorrectly.
( ) Attach all of the resistors to the board. As with all other components unless noted, use the parts list and component layout drawing to locate each part and install from the "TOP" side of the board bending the leads along the "BOTTOM" side of the board and trimming so that 1/16" to 1/8" of wire remains. Solder.
( ) Install the capacitors on the circuit board. Be sure to orient electrolytic capacitor C4 so its polarity matches with that shown on the component layout drawing. Solder.
( ) Install the transistor and diode. These components must be oriented to match the component layout drawing. Solder.
( ) Install integrated circuit IC2 on the circuit board. This component must be oriented so its metal face is facing the circuit board and is secured to the circuit board with a \#4 - 40 X 1/4" screw, lockwasher and nut. A heatsink is not used. The three leads of the integrated circuit must be bent down into each of their respective holds. Solder.

NOTE: MOS integrated circuits are susceptible to damage by static electricity. Although some degree of protection is provided internally within the integrated circuits, their cost demands the utmost in care. Before opening and/or installing any MOS integrated circuits you should ground your body and all metallic tools coming into contact with the leads, thru a 1 M ohm $1 / 4$ watt resistor (supplied with the kit). The ground must be an "earth" ground such as a water pipe, and not the circuit board ground. As for the connection to your body, attach a clip lead to your watch or metal ID bracelet. Make absolutely sure you have the 1 Meg ohm resistor connected between you and the "earth" ground, otherwise you will be creating a dangerous shock hazard. Avoid touching the leads of the integrated circuits any more than necessary when installing them, even if you are grounded. On those MOS IC's being soldered in place, the tip of the soldering iron should be grounded as well(separately from your body ground) either with or without a 1 Meg ohm resistor. Most soldering irons having a three prong line cord plug already have a grounded tip. Static electricity should be an important consideration in cold, dry environments. It is less of a problem when it is warm and humid.
( ) Install MOS integrated circuits IC1, IC3, IC4 and IC5 following the precautions given in the preceding section. As they are installed, make sure they are down firmly against the board before soldering all of their leads. Do not bend the leads on the back side of the board. Doing so makes it very difficult to remove the integrated circuit should replacement ever be necessary. The "dot" or "notch" on the end of the package is used for orientation purposes and must match with that shown on the component layout drawing for the IC. Solder.
( ) Working from the "TOP" side of the circuit board, fill in all of the feedthru's with molten solder. The feed-thru's are those unused holes on the board whose internal plating connects the "TOP" and "BOTTOM" circuit connections Filling these feed-thru's with molten solder guarantees the integrity of the connections and increases the current handling capability.
( ) Now that all of the components have been installed on the board, double check to make sure all have been installed correctly in their proper location.
( ) Check very carefully to make sure that all connections have been soldered. It is very easy to miss some connections when soldering which can really cause some hard to find problems later during checkout. Also look for solder "bridges" and "cold" solder joints which are another common problem.

Since the MP-N circuit board now contains MOS devices, it is susceptible to damage from severe static electrical sources. One should avoid handling the board any more than necessary and when you must, avoid touching or allowing anything to come into contact with any of the conductors on the board.

## Using the Calculator Interface

Table I gives a complete list and description of the calculator chip's instruction set. Remember that some of the instructions are for stand alone processing systems and are not used on this interface. All numerical entry is in Reverse Polish Notation (RPN) and anyone familiar with Hewlett Packard calculators should have no problem with the data entry sequence. For those not familiar with RPN, the following should be helpful:

To add $7+8$, enter the following
7 enter 8 + (4 entries)
The answer is now stored in the $X$ accumulator within the calculator chip The OUT instruction may be used to output the answer

To find the inverse sine of 0.5 , enter the following:
0.5 INV SIN ( 5 entries)

The answer is now stored in the $X$ accumulator within the calculator chip.
The OUT instruction may be used to output the answer.

In order to simplify the interfacing between your program and the calculator interface, you will probably want to incorporate the following subroutines into your program.

## INITAL SUBROUTINE

The INITAL or initialize subroutine configures the PIA interfacing to the calculator chip. This subroutine need only be used once; and is best placed somewhere at the beginning of your program., It is responsible for initializing the data direction registers and control registers of the PIA. The subroutine requires that the index register be loaded with the "lowest" address of the PIA interfacing to the calculator chip prior to execution.

This "lowest" address depends upon which interface port position the MP-N calculator card is plugged. The table below gives the "lowest" address of each interface card position.

| PORT0 | 8000 |
| :--- | :--- |
| PORT1 | 8004 |
| PORT2 | 8008 |
| PORT3 | 800 C |
| PORT4 | 8010 |
| PORT5 | 8014 |
| PORT6 | 8018 |
| PORT7 | 801 C |


| 867 F | INITAL | LDA A | \# \$ 7F | INIT A SIDE OF | PIA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A7 00 |  | STA A | 0, X |  |  |
| 8636 |  | LDA A | \#\$36 | HIGH HOLD-POS | READY |
| A7 01 |  | STA A | 1, X |  |  |
| 8600 |  | LDA A | \#\$00 | INIT B SIDE OF | PIA |
| A7 02 |  | STA A | 2, X |  |  |
| 8634 |  | LDA A | \#\$34 | NEG R/W |  |
| A7 03 |  | STA A | 3, X |  |  |
| A6 02 |  | LDA A | 2, X | CLEAR R/W FLAG |  |
| 39 |  | RTS |  |  |  |

## OUTINS SUBROUTINE

The OUTINS or out instruction subroutine is used to get program data and instructions into the calculator. To send a digit or instruction to the calculator chip, use Table II to find the OP code of the instruction you wish to send. Load this OP code into the A accumulator and jump or branch to the OUTINS subroutine. If you have a string of data you wish to send, just recycle thru this subroutine as many times as necessary. The subroutine takes care of all of the READY and HOLD signals to the calculator chip so there is no worry of sending data faster than the calculator chip can accept it. The subroutine destroys the contents of the $B$ accumulator during execution while the contents of the A accumulator and index register are not destroyed.

| E6 01 | OUTINS | LDA B | 1, X | WAIT FOR READY |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2A FC |  | BPL | outins |  |  |
| A7 00 |  | STA A | 0, X | FORWARD INSTRUCTION TO | O CALC |
| E6 00 |  | LDA B | 0, X | CLEAR FLAG BIT |  |
| C6 3C |  | LDA B | \# \$ 3C | LOW HOLD-NEG READY |  |
| E7 01 |  | STA B | 1, X | BRING HOLD LINE LOW |  |
| E6 01 | WAIT10 | LDA B | 1, X |  |  |
| 2A FC |  | BPL | WAIT10 | LOOP FOR READY LOW |  |
| E6 00 |  | LDA B | 0, X | CLEAR FLAG BIT |  |
| C6 36 |  | LDA B | \#\$36 | HIGH HOLD-POS READY |  |
| E7 01 |  | STA B | 1, X | RETURN HOLD LINE HIGH |  |
| 39 |  | RTS |  |  |  |

The SETMEM or set memory subroutine initializes the memory locations to which the calculator's output data will be stored. This subroutine must be executed immediately before OUTANS subroutine is used. Although it can be changed, memory locations 0020 thru 002B have been designated the temporary storage locations for the calculator's. output data. The subroutine sets memory location 0020 to a 00 while locations 21 thru 2 B are set to 20 (ASCII spaces). This subroutine destroys the contents of the index register and $B$ accumulator. The contents of the $A$ accumulator are nor destroyed.

| 7F 00 | 20 | SETMEM | CLR | $\$ 20$ | CLEAR \$0020 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CE 00 | 20 |  | LDX | $\# \$ 20$ | BOTTOM OF BUFFER |  |  |
| C6 20 |  |  | LDA B | $\# \$ 20$ |  |  |  |
| 08 |  | LOOP1 | INX |  |  |  |  |
| E7 00 |  |  | STA B | $0, X$ | STORE A SPACE |  |  |
| 8C 00 | $2 B$ |  | CPX | $\# \$ 2 B$ | CHEXC FOR TOP OF BUFFER |  |  |
| 26 F8 |  |  | BNE | LOOP1 |  |  |  |
| 39 |  |  | RTS |  |  |  |  |

## OUTANS SUBROUTINE

The OUTANS or output answer subroutine outputs the contents of the X register within the calculator chip in $B C D$ to memory locations 0020 thru 002B. Since the mantissa digit count of the calculator is variable, the previous SETMEM subroutine blanks out any digit location not filled by the OUTANS subroutine. It is very important that the SETMEM subroutine be used each time before executing the OUTANS subroutine. The OUTANS subroutine outputs data in two different formats depending upon whether the calculator chip is in the floating point or scientific mode. The calculator initially starts out in the floating point mode where it will remain until changed by the TOGM ( $22_{16}$ ) instruction. This calculator does not automatically convert to scientific notation if the numbers become too big to handle in floating point as many do. An MCLR ( $2 \mathrm{~F}_{16}$ ) instruction will always reset the calculator chip to the floating point mode regardless of what mode it was in originally. Since the calculator chip does not tell you what mode it is in when it is outputting data, your program must know so you can process the data accordingly. Table IV shows the format in which the data is stored. At the end of the OUTANS subroutine, the $N$ bit of the condition code register is set if an error has transpired since the last execution of the OUTANS subroutine. You may use a BMI instruction to catch and branch to an error routine to note the error. You should then send an ECLR (2B $\mathrm{B}_{16}$ ) instruction to the calculator chip to reset the calculator chip's error flag. Disregarding the error flag on the calculator chip will cause no problems. The chip will continue to function regardless of the state of the flag. The subroutine requires that the index register be loaded with the "lowest" address of the PIA interfacing to the calculator chip prior to execution. Since the SETMEM subroutine usually run prior to this destroys the contents of the index register, don't forget to reload the index register before branching to the OUTANS subroutine. The OUTANS subroutine destroys the contents of both the A and B accumulators during execution while the contents of the index register is not changed.

| E6 | 01 | OUTANS | LDA B | 1, X |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2A | FC |  | BPL | OUTANS |  |
| A 6 | 00 |  | LDA A | 0, X | CLEAR FLAG BIT |
| 86 | 16 |  | LDA A | \#\$16 | SEND AN OUT |
| A7 | 00 |  | STA A | 0, X |  |
| C6 | 3E |  | LDA B | \#\$3E | LOW HOLD-POS READY |
| E7 | 01 |  | STA B | 1, X | BRING HOLD LINE LOW |
| E6 | 01 | WAIT30 | LDA B | 1, X | WAIT FOR SECOND READY |
| 2A | FC |  | BPL | WAIT30 |  |
| E6 | 00 |  | LDA B | 0, X | CLEAR FLAG BIT |
| 86 | OF |  | LDA A | \# ${ }^{\text {OF }}$ |  |
| A7 | 00 |  | STA A | 0, X | SEND A NOP |
| E6 | 03 | WAIT3 | LDA B | 3, X | LOOK FOR R/W STROBE |
| 2B | 06 |  | BMI | OUTDIG | TRANSFER CALC DATA INTO MEMORY |
| E6 | 01 |  | LDA B | 1, X | LOOK FOR READY STROBE |
| 2B | 16 |  | BMI | CONFLG | PRINT MEMORY CONTENTS |
| 20 | F6 |  | BRA | WAIT3 |  |
| A 6 | 02 | OUTDIG | LDA A | 2, X | LOAD OUT DATA INTO A |
| 16 |  |  | TAB |  |  |
| 84 | OF |  | AND A | \# \$ 0 F | ELIMINATE UPPER 4 BITS |
|  | 30 |  | ORA A | \#\$30 | CONVERT TO ASCII DATA |
| 54 |  |  | LSR B |  |  |
| 54 |  |  | LSR B |  |  |
| 54 |  |  | LSR B |  |  |
| 54 |  |  | LSR B |  |  |
| CA | 20 |  | ORA B | \#\$20 | INCREMENT ADDRESSES BY \$20 |
| F7 | 01 C 6 |  | STA B | POINT2+1 | STORE OUT DATA SEQUENTIALLY |
| 97 | 00 | POINT2 | STA A | \$0 | SELF MODIFING CODE |
| 20 | E2 |  | BRA | WAIT3 |  |
| 86 | 36 | CONFLG | LDA A | \#\$36 | HIGH HOLD-POS READY |
| A7 | 01 |  | STA A | 1, X | BRING HOLD LINE HIGH |
| A6 | 00 |  | LDA A | 0, X | CLEAR FLAG BIT |
| 39 |  |  | RTS |  |  |

## Number Entry Rules

When a digit, decimal point, or $\Pi$ is entered with an $0-9$, $D P$, or $P I$
instruction, the stack is first pushed and the $X$ register cleared: $Z \quad->\mathrm{T}, \mathrm{Y}->\mathrm{Z}$, X $->$ Y, 0 -> $X$. This process is referred to as "initiation of number entry." Following this, the digit and future digits are entered into the X mantissa. Subsequent entry of digits or DP, EE, or CS instructions do not cause initiation of number entry. Digits following the eighth mantissa digit are ignored. This number entry mode is terminated by any instruction except 0-9, DP, EE, CS, PI, or HALT. Termination of number entry means two things. First, the number is normalized by adjusting the exponent and decimal point position so that the decimal point is to the right of the first mantissa digit. Second, the next digit, decimal point, or $\Pi$ entered will cause initiation of number entry, as already described. There is one exception to the number entry initiation rule. The stack is not pushed if the instruction prior to the entered digit was an ENTER. However, the X register is still cleared and the entered digit put in $X$.

The ENTER key itself terminates number entry and pushes the stack. The OUT instruction terminates number entry and prepares the stack for pushing upon the next entry of data. This means that if you use the ENTER and OUT instructions consecutively, the stack gets pushed twice which is not what you want. If you wish to ENTER data and immediately OUT the result, use only the OUT instruction. The OUT performs the entry. If you do not wish to OUT the ENTER'ed data, just use the ENTER instruction by itself.

The AIN and IN instructions should not be used for number entry. Provisions have not been made for their use on this interface.

## How It Works

Peripheral Interface Adapter (PIA) ICI interfaces the MM57109 calculator chip, IC3, to the SWTPC 6800 buss. The first six bits of the A side of the PIA are used to feed instructions to the calculator chip while the eighth is used as an input to monitor the ERROR output of the calculator. Control line CA1 outputs HOLD signals to, while control line CA2 inputs READY signals from the calculator chip. The first four bits of the $B$ side of the PIA are used to input BCD digit data while the last four bits input digit addresses. The CB1 line inputs READ/WRITE signals while the CB2 control line is not used. Hex inverter/buffer, IN, is used primarily as the 320 to 400 kHz single phase oscillator required by the calculator chip. One section is used to invert the HOLD signal going to the calculator. Shift register IC5 generates the POR signal required for proper startup and initialization. +5 VDC power required by the board is supplied by voltage regulator IC2 while -4 VDC voltage is-supplied by transistor Q1 and its associated components. Figure I shows a block diagram for the internal construction of the calculator chip.

```
Parts List MP-N Calculator Interface
```

|  | Resistors |
| :---: | :---: |
| R1 | 47 K ohm $1 / 4$ watt resistor |
| R2 | 1 K ohm 1/4 watt resistor |
| R3 | 10 K ohm $1 / 4$ watt resistor |
| R4 | 10K ohm $1 / 4$ watt resistor |
| R5 | 10 K ohm $1 / 4$ watt resistor |
| R6 | 10K ohm $1 / 4$ watt resistor |
| R7 | 10K ohm $1 / 4$ watt resistor |
| R8 | 22 K ohm $1 / 4$ watt resistor |
| R9 | 22 K ohm $1 / 4$ watt resistor |
| R10 | 22 K ohm $1 / 4$ watt resistor |
| R11 | 22 K ohm $1 / 4$ watt resistor |
| R12 | 12 K ohm $1 / 4$ watt resistor |
| R13 | 27 ohm 1/4 watt resistor |
| R14 | 3.3 K ohm $1 / 4$ watt resistor |
| R15 | 10 K ohm $1 / 4$ watt resistor |
| R16 | 47 K ohm $11 / 4$ watt resistor |
| R17 | 10K ohm $1 / 4$ watt resistor |
|  | Capacitors |
| C1 | 0.1 mfd capacitor |
| C2 | 100 pfd capacitor |
| C3 | 0.1 mfd capacitor |
| C4* | 10 mfd@ 15 VDC electrolytic |
|  | Diodes and Transistors |
| D1* | 4.7 volt 400 mw zener diode 1N5230 or 1N4732 |
| D2* | 1N4148 silicon diode |
| D3* | 1N4148 silicon diode |
| D4* | 1N4148 silicon diode |
| D5* | 1N4148 silicon diode |
| D6* | 1N4148 silicon diode |
| D7* | 1N4148 silicon diode |
| Q1* | 2N5087 transistor |
|  | Integrated Circuits |
| IC1* | 6820 MOS peripheral interface adapter |
| IC2* | 7805 voltage regulator |
| IC3 | MM57109 FAN MOS calculator chip |
| IC4* | 4009 or 14009 MOS hex inverter |
| IC5* | 74 C 165 MOS shift register |




## CALC-1 Program

In order to see how the calculator chip is used and how to incorporate these subroutines into a program, the CALC-1 program listing is given. CALC-1 allows the operator to use the calculator chip just as you would a standard RPN desk calculator with the same features. All communication to the chip is done thru the terminal's keyboard with all results displayed on the terminal's display. Since the terminal's keyboard just has standard ASCII characters rather than the labeling found on calculator keys; selected ASCII characters have been substituted for normal calculator function keys. It is the job of the CALC-1 program to accept all data and instruction commands from the terminal's keyboard, send them to the calculator chip and display all results on the terminal's display. The program resides from memory locations 0020 thru $02 C 0$ which is approximately 700 bytes of code. Since most of the lower 256 bytes are used for the ASCII character lookup table and some of the upper is used for terminal interfacing, you should be able to incorporate the package into your program using somewhat less memory than was used here.

The program starts at line 5 by storing the ASCII lookup table from memory locations 0080 thru 00FF. This table covers the entire 128 character ASCII set. Whenever an ASCII character is received from the keyboard it is OR'ed with 80, and the resulting address contains the selected command or instruction for the calculator chip. Line 21 ORG's the program at memory location 0100 where the terminal's screen is cleared and titled. Line 25 loads the index register extended with the contents of memory locations A002 and A003 with 800C, the starting address of Port 3. If you wish to plug the calculator board onto an $I / 0$ port other than PORT 3. Use the table below to find the address to be loaded into memory locations A002 and A003 prior to executing the program.

| PORT0 | 8000 |
| :--- | :--- |
| PORT1 | 8004 (Serial control interface only) |
| PORT2 | 8008 |
| PORT3 | 8000 |
| PORT4 | 8010 |
| PORT5 | 8014 |
| PORT6 | 8018 |
| PORT7 | 801 C |

Lines 28 thru 37 contain the INITAL subroutine described in detail earlier. lines 38 thru 41 accept entered keyboard commands, lookup the selected calculator instructions and deposit the data or instruction in the A accumulator. Lines 46 thru 57 contain the OUTINS subroutine described in detail earlier. Lines 57 thru 76 check to see what instruction or data has been entered so the result may be output if appropriate. Line 73 looks for the TOGM instruction so the program knows which display mode to use when outputting data. Lines 79 thru 86 contain the SETMEM subroutine described in detail earlier. Since the SETMEM subroutine destroys the contents of the index register, line 87 reloads it before proceeding to the OUTANS subroutine contained in lines 90 thru 122. Line 123 checks to see of the ERROR flag was set during the last output sequence. If so, program control is transferred to lines 124 thru 137 where an error message is output and the error flag cleared by sending an ECLR instruction to the calculator chip. Line 140 tests to see if the calculator is in the floating point or scientific mode. If floating point, control is transferred to lines 142 thru 169. If scientific, control is transferred to lines 170 thru 201. In both modes the data is output to the display in the selected mode and program control is transferred back to line 38 where new commands or data may be entered

The original listing had line numbers that incremented by 10. Line 28 in this listing was line 280 in the original. The were two lines that did not increment by 10 ( 412 and 414) in the original. In the listing the lines above 41 are off by 2 , line 53 was line 510.

50080 0F 0081 OF OF 0083 OF OF 0085 OF OF 0087 0F
600880 F 0089 OF OF 008B 0F 0F 008D 21 0F 008F 0F
70090 0F 0091 OF OF 0093 OF OF 0095 OF OF 0097 OF
80098 2F 0099 OF OF 009B OF OF 009D OF OF 009F 0F
9 00AO 21
OOA1 OF OF OOA3 OF OF OOA5 OF OF 00A7 0F
10 00A8 OF 00A9 0F 3B 00AB 39 0F 00AD 3A 0A 00AF 3C
11 OOBO 00 00B1 0102 00B3 0304 00B5 0506 00B7 07
12 00B8 08 00B9 09 0F OOBB OF OF OOBD OF 22 OOBF OF
13 00CO OF 00C1 1B 36 00C3 25 2D $00 C 5$ 0B 2C 00 C 7 1C
14 00C8 1D 00C9 20 0F 00 CB OF OF OOCD 1835 00 CF 23
15 OODO OD 00D1 3337 00D3 2426

NAM CALC-1
*A DRIVER ROUTINE FOR THE MP-N BOARD
OPT PAG
ORG \$0080
FCB $\quad$ OF, $\$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}$

FCB $\quad$ OF, $\$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 21, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}$

FCB $\quad \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}$

FCB $\quad \$ 2 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}$

FCB $\quad \$ 21, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}, \$ 0 \mathrm{~F}$

FCB $\quad$ OF, $\$ 0 \mathrm{~F}, \$ 3 \mathrm{~B}, \$ 39, \$ 0 \mathrm{~F}, \$ 3 \mathrm{~A}, \$ 0 \mathrm{~A}, \$ 3 \mathrm{C}$

FCB $\quad \$ 00, \$ 01, \$ 02, \$ 03, \$ 04, \$ 05, \$ 06, \$ 07$

FCB $\quad \$ 08, \$ 09, \$ 0 F, \$ 0 F, \$ 0 F, \$ 0 F, \$ 22, \$ 0 F$

FCB $\quad \$ 0 \mathrm{~F}, \$ 1 \mathrm{~B}, \$ 36, \$ 25, \$ 2 \mathrm{D}, \$ 0 \mathrm{~B}, \$ 2 \mathrm{C}, \$ 1 \mathrm{C}$

FCB $\quad$ 1D, $\$ 20, \$ 0 F, \$ 0 F, \$ 0 F, \$ 18, \$ 35, \$ 23$

FCB $\quad \$ 0 \mathrm{D}, \$ 33, \$ 37, \$ 24, \$ 26, \$ 32, \$ 34, \$ 31$

```
CALC-1


00D9 2B 0C OODB OF OF OODD OF 38 OODF OF 00E1 OF 36 00E3 25 2D OOE5 OB 2C 00E7 1C 00E9 20 0F OOEB OF OF ED 1835 OOEF 23 00F1 3337 00F3 2426 OOF5 3234 00F7 31 00F9 2B OC 00FB 0F 0F OOFD OF OF OF
210100
220100 8E A0 4
230103 CE 0287
240106 BD E0 7E
250109 FE A0 02
26 010C 8D 02
010E 2013
0110867 F
0112 A7 00
01148636
0116 A7 01
01188600
011A A7 02
011C 8634
011E A7 03
120 A6 02
0122
0123 BD E1 AC
0126 8A 80
0128 B7 01 2C
012B 9600 012D 8121 012F 2743
0131 8D 02
01332017

0137 2A FC

ORG \(\$ 0100\)

\section*{LDX \#CLRSCN}

JSR PDATA1

LDR
BRA COMAND - 0

LDA A \#\$36 HIGH HOLD-POS READY

LDA A \#\$00 INIT B SIDE OF PIA
STA A 2,X
LDA A \#\$34 NEG R/W
STA A 3,X
LDA A 2,X CLEAR R/W FLAG

JSR INEEE GET OPERATOR DATA
POSITION TO TOP OF TABLE

SELF MODIFING CODE

WAIT FOR READY



        02953020
        02974341
        0299 4C 43
        029B 2D 31
        029D 2043
        029F414C
        02A1 4355
        02A3 4C 41
        02A5 54 4F
        02A7 52
        204 02A8 OD
        \(\begin{array}{llll}204 & \text { 02A8 } & \text { OD } & \\ & \text { 02AA } & \text { OA } & 00 \\ & \text { 02AB } & 00 & 00\end{array}\)
        \(\begin{array}{lll}\text { 02A } 9 & \text { OA } & 00 \\ \text { 02AB } & 00 & 00\end{array}\)
        02AD 04
        205 02AE 00 FORMAT FCB \(\$ 00\)
        206 02AF 00
        \(\begin{array}{lll}\text { FORMAT } & \text { FCB } & \$ 00 \\ \text { SMDC } & \text { FCB } & \$ 00\end{array}\)
        206 02AF 00
        207 02B0 0D
        ERRMSG FCB \(\$ 0 \mathrm{D}, \$ 0 \mathrm{~A}, \$ 00, \$ 00\)
        02B1 0A 00
        02B3 00
        208 02B4 45
        02B5 5252
        02B7 4F 52
        209 02B9 04 FCB \(\$ 04\)
        210 E07E PDATA1 EQU \$E07E
        211 A002 PARADR EQU \$A002
        \(\begin{array}{lllll}212 & \text { E1AC } & \text { INEEE } & \text { EQU } & \text { \$E1AC } \\ 213 & \text { E1D1 } & \text { OUTEEE } & \text { EQU } & \text { \$E1D1 }\end{array}\)
        \(\begin{array}{lllll}212 & \text { E1AC } & \text { INEEE } & \text { EQU } & \text { \$E1AC } \\ 213 & \text { E1D1 } & \text { OUTEEE } & \text { EQU } & \text { \$E1D1 }\end{array}\)
        214 A002 ORG \$A002
        215 A002 80 OC
        216
        CRLF FCB \(\$ 0 \mathrm{D}, \$ 0 \mathrm{~A}, \$ 00, \$ 00, \$ 00, \$ 04\)
        FDB \(\quad \$ 800 \mathrm{C}\)
        END START
NO ERROR(S) DETECTED
CALC-1

SYMBOL TABLE:
\begin{tabular}{llllllllll} 
CHRCHK & 014 C & CLRSCN & 0287 & COMAND & 0123 & CONFLG & 01 C 9 & CONT1 & \(01 F 0\) \\
CONT50 & 0158 & CRLF & \(02 A 8\) & DIGLOP & \(021 A\) & DPIND & \(020 D\) & ENDCH1 & 0229 \\
ERRMSG & \(02 B 0\) & FLOPNT & \(01 F B\) & FORMAT & \(02 A E\) & INEEE & E1AC & INITAL & 0110 \\
LODADR & \(018 C\) & LOOP1 & 0183 & MINPNT & 0208 & NEGPNT & 0244 & NUMLOP & \(024 C\) \\
OUTANS & 0193 & OUTCHR & \(01 D 0\) & OUTDIG & \(01 B 5\) & OUTEEE & E1D1 & OUTINS & 0135 \\
PARADR A002 & PDATA1 & E07E & POINT & \(012 B\) & POINT2 & \(01 C 5\) & PRINT1 & \(020 A\) \\
PRINT2 & 0246 & SCINOT & \(023 A\) & SETMEM & \(017 B\) & SKIP25 & 0165 & SKIP75 & 0153 \\
SKIPDP & \(025 C\) & SKPSGN & 0271 & SMDC & \(02 A F\) & START & 0100 & WAIT10 & 0141 \\
WAIT3 & \(01 A B\) & WAIT30 & \(01 A 1\) & WAIT70 & \(01 D 2\) & WAIT71 & \(01 E 0\) & ZERMEM 0174
\end{tabular}

Table I
MM57109 Instruction Description Table (* Indicates 2-word instruction)


Table I
MM57109 Instruction Description Table (Continued) (* Indicates 2-word instruction)
\begin{tabular}{|c|c|c|c|c|c|}
\hline CLASS & SUBCLASS & MNEMONIC & \[
\begin{aligned}
& \hline \text { OCTAL } \\
& \text { OP CODE }
\end{aligned}
\] & FULL NAME & DESCRIPTION \\
\hline \multirow[t]{2}{*}{Branch} & \multirow[t]{2}{*}{Count} & IBNZ & 31 & Increment memory and branch if \(M \neq 0\) & \(M+1 \rightarrow M\). If \(M=0\), skip second instruction word. Otherwise, branch to address specified by second instruction word. \\
\hline & & DBNZ & 32 & Decrement memory and branch if \(\mathrm{M} \neq 0\) & \(M-1 \rightarrow M\). If \(M=0\), skip second instruction word. Otherwise, branch to address specified by second instruction word. \\
\hline \multirow[t]{2}{*}{I/O} & \multirow[t]{2}{*}{Multi-digit} & IN* & 27 & Multidigit input to \(X\) & The processor supplies a 4-bit digit address (DA4-DA1) accompanied by a digit address strobe (DAS) for each digit to be input. The high order address for the number to be input would typically come from the second instruction word. The digit is input on D4-D1, using ISEL \(=0\) to select digit data instead of instructions. The number of digits to be input notation or floating point) and the mantissa digit count (See Data Formats and Instruction Timing). Data to be input s stored in \(X\) and the stack is pushed \((\mathrm{X} \rightarrow \mathrm{Y} \rightarrow \mathrm{Z} \rightarrow \mathrm{T})\). At the conclusion of the input, DA4-DA1 \(=0\). \\
\hline & & OUT* & 26 & Multidigit output from X & Addressing and number of digits is identical to IN instruction. Each time a new digit address is supplied, the processor places the digit to the output on D04-D01 and pulses the R/W line active low. At the conclusion of output, D04-D01=0 and DA4-DA1=0. \\
\hline I/O & Singledigit & AIN & 16 & Asynchronous Input & A single digit is read into the processor on D4-D1. ISEL \(=0\) is used by external hardware to select the digit instead of instruction. It will not read the digit until ADR \(=\) 0 (ISEL \(=0\) selects ADR instead of \(\mathrm{I}_{5}\) ), indicating data valid F2 is pulsed active low to acknowledge data just read. \\
\hline \multirow[t]{6}{*}{I/O} & \multirow[t]{9}{*}{Flags} & SF1 & 47 & Set Flag 1 & Set F1 high, i.e. F1 = 1. \\
\hline & & PF1 & 50 & Pulse Flag 1 & F1 is pulsed active high. If F1 is already high, this results in it being set low. \\
\hline & & SF2 & 51 & Set Flag 2 & Set F2 high, i.e. F2 = 1. \\
\hline & & PF2 & 52 & Pulse Flag 2 & F2 is pulsed active high. If F2 is ahead \(y\) high, this results in it being set low. \\
\hline & & PRW1 & 75 & Pulse R/W 1 & Generates R/W active low pulse which may be used as a strobe or to clock extra instruction bits into a flip-flop or register. \\
\hline & & PRW2 & 76 & Pulse R/W 2 & Identical to PRW1 instruction. Advantage may be taken of the fact that the last 2 hits of the PRW1 op code are 10 and the last 2 bits of the PRW2 op code are 01. Either of these bits can be clocked into a flip-flop using the R/W pulse. \\
\hline \multirow[t]{3}{*}{Mode Control} & & TOGM & 42 & Toggle Mode & Change mode from floating point to scientific notation or vice-versa, depending on present mode. The mode affects only the IN and OUT instructions. Internal calculations are always in 8-digit scientific notation. \\
\hline & & SMDC* & 30 & Set Mantissa Digit Count & Mantissa digit count is set to the contents of the second instruction word (=1 to 8). \\
\hline & & INV & 40 & Inverse Mode & Set inverse mode for trig or memory function instruction that will immediately follow, Inverse mode is for next instruction only. \\
\hline
\end{tabular}

Table I
MM57109 Instruction Description Table (Continued) (* Indicates 2-word instruction)
\begin{tabular}{|c|c|c|c|c|c|}
\hline CLASS & SUBCLASS & MNEMONIC & \[
\begin{gathered}
\text { OCTAL } \\
\text { OP CODE }
\end{gathered}
\] & FULL NAME & DESCRIPTION \\
\hline \multirow[t]{24}{*}{Math} & \multirow[t]{5}{*}{\(\mathrm{F}(\mathrm{X}, \mathrm{Y})\)} & + & 71 & Plus & \begin{tabular}{l}
Add X to \(\mathrm{Y} . \mathrm{X}+\mathrm{Y} \rightarrow \mathrm{X}\) On \(+,-, \mathrm{x}, /\), and YX instructions stack is popped as follows
\[
\begin{aligned}
& \mathrm{Z} \rightarrow \mathrm{Y} \\
& \mathrm{~T} \rightarrow \mathrm{Z} \\
& \mathrm{O} \rightarrow \mathrm{~T}
\end{aligned}
\] \\
Former \(\mathrm{X}, \mathrm{Y}\) are lost.
\end{tabular} \\
\hline & & - & 72 & Minus & Subtract X from \(\mathrm{Y} . \mathrm{Y}-\mathrm{X} \rightarrow \mathrm{XI}\) \\
\hline & & x & 73 & Times & Multiply X times Y . \(\mathrm{Y} \times \mathrm{X} \rightarrow \mathrm{X}\) \\
\hline & & / & 74 & Divide & Divide X into \(\mathrm{Y} . \mathrm{Y} / \mathrm{X} \rightarrow \mathrm{X}\) \\
\hline & & YX & 70 & Y to \(X\) & Raise \(Y\) to \(X\) power \(Y^{X} \rightarrow X\) \\
\hline & \multirow[t]{4}{*}{F(X,M)} & INV+* & 40, 71 & Memory Plus & Add \(X\) to memory \(M+X \rightarrow M\) On INV,,\(+- x\), and / instructions, \(X, Y, Z\) and \(T\) are unchanged. \\
\hline & & INV-* & 40,72 & Memory Minus & Subtract X from memory. \(\mathrm{M}-\mathrm{X} \rightarrow \mathrm{M}\) \\
\hline & & INVx* & 40, 73 & Memory Times & Multiply X times memory. \(\mathrm{M} \times \mathrm{X} \rightarrow \mathrm{M}\) \\
\hline & & INV/* & 40, 74 & Memory Divide & Divide X into memory. \(\mathrm{M} / \mathrm{X} \rightarrow \mathrm{M}\) \\
\hline & \multirow[t]{7}{*}{F(X) Math} & 1/X & 67 & One Divided by X & 1 / \(X \rightarrow X\). On all \(F(X)\) math Instructions \(Y, Z, T\) and \(M\) are unchanged and previous \(X\) is lost. \\
\hline & & SORT & 64 & Square Root & \(\sqrt{ } \mathrm{X} \rightarrow \mathrm{X}\) \\
\hline & & SQ & 63 & Square & \(x^{2} \rightarrow x\) \\
\hline & & 10X & 62 & Ten to X & \(10^{X} \rightarrow X\) \\
\hline & & EX & 61 & E to X & \(e^{X} \rightarrow x\) \\
\hline & & LN & 65 & Natural log of \(X\) & \(\ln X \rightarrow X\) \\
\hline & & LOG & 66 & Base \(10 \log\) of \(X\) & \(\log X \rightarrow X\) \\
\hline & \multirow[t]{10}{*}{\(F(X)\) Trig} & SIN & 44 & Sine \(X\) & \(\operatorname{SIN}(X) \rightarrow X\) On all \(F(X)\) trig functions \(Y, Z, T\) and \(M\) are unchanged and the previous \(X\) is lost \\
\hline & & COS & 45 & Cosine X & \(\cos (X) \rightarrow X\) \\
\hline & & TAN & 46 & Tangent X & TAN \((X) \rightarrow X\) \\
\hline & & INV SIN * & 40, 44 & Inverse sine \(X\) & \(\mathrm{SIN}^{-1}(\mathrm{X}) \rightarrow \mathrm{X}\) \\
\hline & & INV COS* & 40,4 5 & Inverse cosine \(X\) & \(\cos ^{-1}(X) \rightarrow X\) \\
\hline & & INV TAN* & 40,46 & Inverse tan X & \(\mathrm{TAN}^{-1}(\mathrm{X}) \rightarrow \mathrm{X}\) \\
\hline & & DTR & 55 & Degrees to radians & Convert X from degrees to radians. \\
\hline & & RTD & 54 & Radians to degrees & Convert X from radians to degrees. \\
\hline \multirow[t]{2}{*}{Clear} & & MCLR & 57 & Master Clear & Clear all internal registers and memory, initialize I/O control signals, MDC = 8, MODE floating point. (See initialization.) \\
\hline & & ECLR & 53 & Error flag clear & \(0 \rightarrow\) Error flag \\
\hline \multirow[t]{6}{*}{Branch} & \multirow[t]{6}{*}{Test} & JMP* & 25 & Jump & Unconditional branch to address specified by second instruction word. On all branch instructions, second word contains branch address to be loaded into external PC \\
\hline & & TJC* & 20 & Test jump condition & Branch to address specified by second instruction word if JC (16) Is true(=1). Otherwise, skip over second word \\
\hline & & TERR* & 24 & Test error & Branch to address specified by second instruction word if error flag is true (=1) Otherwise, skip over second word May be used for detecting specific errors as opposed to using the automatic error recovery scheme dealt with in the section on Error Control \\
\hline & & TX=0* & 21 & Test \(\mathrm{X}=0\) & Branch to address specified by second instruction word if X = 0. Otherwise, skip over second word. \\
\hline & & TXF* & 23 & Test \(|\mathrm{X}|<1\) & Branch to address specified by second instruction word if \(|X|<1\). Otherwise, skip over second word. (i.e. branch if X is a traction.) \\
\hline & & TXLTO* & 22 & Test \(\mathrm{X}<0\) & Branch to address specified by second instruction word if \(X<0\). Otherwise, skip over second word. \\
\hline
\end{tabular}

Table II

MM57109 Instruction Summary Table (* \(=2\)-word instruction)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{4}-\mathrm{I}_{1}\)} & \multicolumn{4}{|c|}{\(\mathrm{I}_{6} \mathrm{I}_{5}\)} \\
\hline & 0 & 1 & 2 & 3 \\
\hline 0 & 0 & TJC* & IN V & XEY \\
\hline 1 & 1 & TX=0* & EN & EX \\
\hline 2 & 2 & TXLTO* & TOG M & 10X \\
\hline 3 & 3 & TXF* & ROLL & SQ \\
\hline 4 & 4 & TERR* & SIN (SIN-1) & SORT \\
\hline S & 5 & JMP & \(\operatorname{COS}(\mathrm{COS}-1)\) & LN \\
\hline 6 & 6 & OUT* & TAN (TAN-1) & LOG \\
\hline 7 & 7 & IN* & SF1 & 1, X \\
\hline 8 & 8 & SMDC* & PF1 & YX \\
\hline 9 & 9 & IBNZ* & SF2 & + (M+) \\
\hline A & DP & DBNZ* & PF2 & - (M-) \\
\hline B & EE & XEM & ECLR & \(\mathrm{x}(\mathrm{Mx}\) ) \\
\hline C & CS & MS & RTD & / (M/) \\
\hline D & PI & MR & DTR & PRW1 \\
\hline E & AIN & LSH & POP & PRW2 \\
\hline F & HALT & RSH & MCLR & NOP \\
\hline
\end{tabular}

Table III - CALC-1 Instruction to ASCII Character Lookup Table
\begin{tabular}{|c|c|c|c|}
\hline FULL NAME & HEX OP CODE & MNEMONIC & ASCII CHARACTER \\
\hline 0 & 00 & 00 & 0 \\
\hline 1 & 01 & 01 & 1 \\
\hline 2 & 02 & 02 & 2 \\
\hline 3 & 03 & 03 & 3 \\
\hline 4 & 04 & 04 & 4 \\
\hline 5 & 05 & 05 & 5 \\
\hline 6 & 06 & 06 & 6 \\
\hline 7 & 07 & 07 & 7 \\
\hline 8 & 08 & 08 & 8 \\
\hline 9 & 09 & 09 & 9 \\
\hline Decimal Point & OA & DP & \\
\hline Enter Exponent & OB & EE & E \\
\hline Change Sign & OC & CS & Z \\
\hline Constant PI & OD & PI & P \\
\hline Asynchronous Input & OE & AIN & \\
\hline Halt & OF & HALT & \\
\hline Test Jump & 10 & TJC & \\
\hline Test \(\mathrm{X}=0\) & 11 & TX=0 & \\
\hline Test \(\mathrm{X}<0\) & 12 & TXLTO & \\
\hline Test \(1 \mathrm{X} 1<1\) & 13 & TXF & \\
\hline Test Error & 14 & TERR & \\
\hline Jump & 15 & JMP & \\
\hline Multidigit Out & 16 & OUT & \\
\hline Multidigit In & 17 & IN & \\
\hline Set Mantissa Digit Count & 18 & SMDC & M \\
\hline Inc \& Branch if \(\mathrm{M} \neq 0\) & 19 & IBNZ & \\
\hline Dec \& Branch if \(\mathrm{M}=0\) & 1A & DBNZ & \\
\hline X Exchange M & 1B & XEM & A \\
\hline Memory Store & 1 C & MS & G \\
\hline Memory Recall & 1D & MR & H \\
\hline Left shift Xm & 1 E & LSH & \\
\hline Right shift Xm & 1F & RSH & \\
\hline Inverse Mode & 20 & INV & I \\
\hline Enter & 21 & EN & \\
\hline Toggle Mode & 22 & TOGM & \\
\hline Roll Stack & 23 & ROLL & 0 \\
\hline Sine X & 24 & SIN & S \\
\hline Cosine X & 25 & COS & C \\
\hline Tangent X & 26 & TAN & T \\
\hline Set Flag 1 & 27 & SF1 & \\
\hline Pulse Flag 1 & 28 & PF1 & \\
\hline Set Flag 2 & 29 & SF2 & \\
\hline Pulse Flag 2 & 2A & PF2 & \\
\hline Error Clear & 2B & ECLR & Y \\
\hline Radians to Degrees & 2C & RTD & F \\
\hline Degrees to Radians & 2D & DTR & D \\
\hline Pop & 2E & POP & \\
\hline Master Clear & 2F & MCLR & Cntrl X \\
\hline
\end{tabular}

Table III - CALC-1 Instruction to ASCII Character Lookup Table
\begin{tabular}{|c|c|c|c|}
\hline NAME & HEX OP CODE & MNEMONIC & ASCII CHARACTER \\
\hline X exchange Y & 30 & XEY & X \\
\hline E to \(X\) & 31 & EX & W \\
\hline Ten to X & 32 & 1QX & U \\
\hline Square & 33 & SQ & Q \\
\hline Square Root & 34 & SQRT & V \\
\hline Natural Log of X & 35 & IN & N \\
\hline Base 10 Log of X & 36 & LOG & B \\
\hline One divided by X & 37 & 1/X & R \\
\hline Y to X & 38 & YX & n \\
\hline Plus & 39 & + & + \\
\hline Minus & 3A & - & - \\
\hline Times & 3B & k & \\
\hline Divide & 3 C & / & / \\
\hline Pulse R/W 1 & 3D & PRW1 & \\
\hline Pulse R/W 2 & 3E & PRW2 & \\
\hline No Operation & 3F & NOP & \\
\hline
\end{tabular}

Table IV - Floating Point Mode OUT data storage
\begin{tabular}{llllllllll} 
Memory Location & DP POS & D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
20 & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
21 & & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
22 & & 0 & 0 & 1 & 1 & Sm & 0 & 0 & 0 \\
23 & OB & 0 & 0 & 1 & 1 & Dp & POS & \\
24 & 0 & 0 & 1 & 1 & BCD & digit (left most) \\
25 & OA & 0 & 0 & 1 & 1 & BCD & digit & \\
26 & 09 & 0 & 0 & 1 & 1 & BCD digit & \\
27 & 08 & 0 & 0 & 1 & 1 & BCD digit & \\
28 & 07 & 0 & 0 & 1 & 1 & BCD digit & \\
29 & 06 & 0 & 0 & 1 & 1 & BCD digit & \\
2A & 05 & 0 & 0 & 1 & 1 & BCD digit & \\
2B & 04 & 0 & 0 & 1 & 1 & BCD digit(right most)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Memory Location & D7 & D6 & D5 & D4 & D3 D2 & D1 & D0 \\
\hline 20 & 0 & 0 & 1 & 1 & \multicolumn{3}{|l|}{Most significant exp. digit} \\
\hline 21 & 0 & 0 & 1 & 1 & Least sig & ific & exp \\
\hline 22 & 0 & 0 & 1 & 1 & Sm 0 & 0 & Se \\
\hline 23 & \multicolumn{7}{|l|}{NOT USED} \\
\hline 24 & 0 & 0 & 1 & 1 & BCD digit & (lef & most) \\
\hline 25 & 0 & 0 & 1 & 1 & BCD digit & & \\
\hline 26 & 0 & 0 & 1 & 1 & BCD digit & & \\
\hline 27 & 0 & 0 & 1 & 1 & BCD digit & & \\
\hline 28 & 0 & 0 & 1 & 1 & BCD digit & & \\
\hline 29 & 0 & 0 & 1 & 1 & BCD digit & & \\
\hline 2A & 0 & 0 & 1 & 1 & BCD digit & & \\
\hline 2B & 0 & 00 & 1 & 1 & BCD digit & (lef & most) \\
\hline
\end{tabular}

Notes:
1) If the Mantissa significant Digit Count (set by SMDC instruction, initially 8) is less than 8, the unused digit memory locations will be filled with ASCII spaces \(\left(20_{16}\right)\)
2) Sm is the sign of the mantissa. 0 = positive 1 = negative
3) Se is the sign of the exponent \(0=\) positive \(1=\) negative
4) DP POS is the decimal point position. The decimal point should follow the, digit whose address is stored in memory location 24 when in the Scientific mode. In the Floating Point mode AND the data in memory location 23 with 0F and subtract the result from \(2 F\) and \(O R\) this with 20 . The decimal point should follow the digit whose address is given by the result.


\section*{TABLE VI- ERROR CONDITIONS}

The ERROR flag on the calculator chip is set when:
1) LN \(X\) when \(X<0 \quad\) LOG \(X\) when \(X<0\)
2) Any result \(<10^{-99}\) Any result \(\geq 10^{99}\)
3) TAN \(90^{\circ}, 270^{\circ}, 450^{\circ}\), etc.
4) SIN \(X, \cos x, \operatorname{TAN} x\) when \(|x| \geq 9000^{\circ}\)
5) \(\operatorname{SIN}^{-1} \mathrm{X}, \cos ^{-1} \mathrm{X}\) when \(|\mathrm{X}|>1|\mathrm{X}|<10^{-50}\)
6) \(\operatorname{SQRT} X\) when \(X<0\)
7) dividing by 0
8) Outputting a number in floating point mode if the number of mantissa digits to the left of the decimal point is greater than the mantissa digit count.

Figure I
```

