## SWTPC 6800 Rotating Bit RAM Memory Diagnostic ROBIT-1

This rotating bit memory diagnostic is designed to check for and locate memory retaining problems in the SWTPC 6800 Computer System memory boards, MP-M/MP-MX. The program itself uses  $85_{10}$  words and is meant to be loaded within the 128 word RAM used by the MIKBUG operating system on the MP-A Microprocessor/System board. This makes the program independent of the MP-M/ MP-MX RAM memory. The diagnostic may be loaded from either tape or from the terminal instruction by instruction using MIKBUG starting from address A014<sub>16</sub> thru  $A07A_{16}$ . The program must be loaded in two parts to avoid interfering with the sytstem's push-down stack. The contiguous section of memory to be tested is set by loading the most significant byte of the lower memory address into  $A002_{16}$ , the least significant byte of the lower memory address into  $A003_{16}$ , the most significant byte of the upper memory address into  $A004_{16}$ , and the least significant byte of the upper memory address into A005<sub>16</sub> using MIKBUG just as is done for MIKBUG punch routine. The lower and upper addresses are inclusive and may be any addresses between  $0000_{16}$  and FFFF<sub>16</sub> with the only requirement that the lower address be less than or equal to the upper address. Since addresses  $A07B_{16}$  thru  $A07F_{16}$  of the MIKBUG RAM are still available for program use, the diagnostic may be run on these locations just to make sure the diagnostic itself is functioning correctly. Since the program counter is set when the program is initially loaded, the routine is initiated after loading according to the "Go To User's Program" section of the Engineering Note 100 in the Operating System section of this notebook. Once initiated, the program may then be re-started after setting the program counter to A018<sub>16</sub> at A048 and A049 as described in the "Display Contents of MPU Registers Function" section of the Engineering Note 100.

The test sequence starts from the lower address and loads that address with a binary 0000 0001 or  $01_{16}$ . The data in this location is then read and verified. If accurate the "one" bit is shifted left to form a binary 1000 0010 or  $02_{16}$  and is then again tested. This shift left sequence continues until a binary 1000 0000 or  $80_{16}$  has been loaded and verified, at which time the entire sequence is repeated at the next sequential memory address. This sequence continues until the selected upper memory address is reached. The program then prints a "+" on the control terminal to indicate cycle completion and proceeds to repeat itself. The program loops forever and may be exited when desired by depressing the "RESET" switch which loads the MIKBUG control program. When an error is detected, the memory address followed by what data should have been followed by what the memory data was, are printed out on the control terminal in hexadecimal (base 16) form.

## \*0110 02 00

When converted to binary this means that when address 0110, which is located in the first 1,024 words of RAM memory, was loaded with a binary 0000 0010 it was read back as containing a binary 0000 0000 which indicates a possible problem in the 2<sup>1</sup> bit memory chip in the lower 1,024 words of memory or a possible problem in the 2<sup>1</sup> bit of the memory board data transceiver or a variety of other possibilities. The best way to tell for sure is to look for a pattern in the indicated errors. Take note that once one bit error has been located at a specific memory address, the one error is printed in the form shown above and the program increments to the next address without searching for more errors in the already defective address. If you wish to eliminate the cyclic printout of the "+" sign you can do so by changing the data in address locations A076, A077 and A078 to NOP instructions ( $01_{16}$ ) using MIKBUG). This way you only get a printout of the error locations; that is if there are any. The running time of this program is very fast. It will cycle thru 2,048 words of memory in less than one second.

## SWTPC Rotating Bit Memory Diagnostic ROBIT-1

A002 A003 A004 A005		LOTEMP HITEMP	Starting Address MSB Starting Address LSB Ending Address MSB Ending Address LSB		
		Start Loa	Start Loading Program at A014		
A014 A015 A016 A017 A018 A019	00 00 2B FE A0	INXMSB INXLSB ACCA FLAG START	LDX LOTEMP		
AUIA AO1B	86	LODREG	LDA A #1		
A01C A01D	01 A7		STA A 0,X		
A01E A01F	00 A1		CMP A 0,X		
A020 A021	00 26		BNE ERRPNT		
A022 A023 A024 A025	0D 48 68 00	LOOP1	ASL A ASL 0,X		
A026 A027	A1 00		CMP A 0,X		
A028 A029	26 06		BNE ERRPNT		
A02A A02B	81 80		CMP A #\$80		
A02C	26 F5		BNE LOOP1		
A02E	20 3B		BRA INCR1		
A030 A031	FF A0	ERRPNT	STX INXMSB		
A032 A033 A034	14 CE E1		LDX #MCL		
A035 A036	9D 20		BRA SKIP1		
AU 37	12	Continuo	Looding Program at 2018		
		CONCINCE	Louding Ilogram at A040		
A048 A049 A04A	A0 18 B7	SKIP1	Program Counter MSB Program Counter LSB STA A ACCA		

AO			
16			
BD		JSR	PDATAl
EO			
7E			
CE		LDX	#INXMSB
AO 1.4			
14 DD		TOD	011004110
BD		JSR	OUT4HS
EO			
Co CE		TDV	#7007
		ЦДХ	#ACCA
16			
10 10		TOD	∩TITT2UC
BD FO		JUSK	001205
CA			
FE		X.d'1	TNXMSB
AO			
14			
BD		JSR	OUT2HS
EO			
CA			
CE		LDX	#MCL
E1			
9D			
BD		JSR	PDATA1
EO			
7E			
FE		LDX	INXMSB
AO			
14			
BC	INCR1	СРХ	HITEMP
AO			
04			
27		BEQ	FINISH
03			
08		INX	LODDEG
20		BRA	LODREG
Að	TINTOU	TDA	
	FINISH	ЦDА	A FLAG
AO 17			
ED		TOD	$\cap$ ITTEEE
БD 〒1		0.510	OUTEEE
1.1.1			
ш П			
D1 20		BRA	START
D1 20 9D		BRA	START
	A0 16 BD EO 7E CE AO 14 BD EO C8 CE AO 16 BD EO CA FE AO 16 BD EO CA FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 FE AO 14 BD EO 7 7 FE AO 14 BD EO 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	A0 16 BD EO 7E CE AO 14 BD EO C8 CE AO 16 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO 14 BD EO CA FE AO CE E1 9D BD EO CA FE AO AO CE E1 9D BD EO CA FE AO FE AO FE AO FE AO FE AO FE FE AO FINISH AO FINISH AO FINISH AO FINISH	A0   JSR     16   JSR     EO   LDX     7E   LDX     AO   JSR     EO   JSR     EO   LDX     AO   JSR     EO   LDX     AO   JSR     EO   LDX     AO   JSR     EO   LDX     AO   JSR     EO   JSR     EO   JSR     EO   LDX     AO   JSR     EO   JSR     FE   LDX     AO   JSR     EO   JSR     FE   LDX     AO   JSR     GR   INCR1     CP   BEQ     O3   INX  AO