Technical Manual

Appendices Z-100 Series Computers

593-0052-02 CONSISTS OF

MANUAL 595-2960-02

FLYSHEET 597-2922-02

TAB SET 597-2931

TM-100



RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in paragraph (b)(3)(B) of the Rights in Technical Data and Computer Software clause in DAR 7-104.9(a). Contractor/Manufacturer is Zenith Data Systems Corporation of Hilltop Road, St. Joseph, Michigan 49085.

Copyright © 1983 by Zenith Data Systems Corporation, all rights reserved.

Printed in the United States of America.

Zenith Data Systems Corporation Saint Joseph, Michigan 49085

This Document was scanned and contributed by:

Barry A. Watzman

TABLE OF CONTENTS

Appendices

Appendix A	S-100 Bus
Appendix B	8085 Architecture B.1
Appendix C	8085 Instruction Set
Appendix D	iAPX88 Book and Other Data Sheets D.1

.

Description

In Appendix A, you are furnished with the IEEE Task 696.1/D2, S-100 Bus Standards.

In Appendices B and C, you are furnished the architecture and instruction sets for the Intel 8085 microprocessor.

The 8085 microprocessor is an 8-bit general purpose microprocessor that is capable of accessing up to 64K bytes of memory and has status lines for controlling large systems.

Contained in the 8085 microprocessor are the functions of clock generation, system bus control, and interrupt priority selection, in addition to execution of the instruction set.

The 8085 microprocessor implements a group of instructions that move data between registers, between a register and memory, and between a register and an I/O port. It also has arithmetic and logic instructions, and machine control instruction. The CPU recognizes these instructions only when they are coded in binary form.

The architecture and instruction set for the 8088 microprocessor are located in the iAPX 88 Book, which is included as part of this Appendix.

The 8088 microprocessor is an 8-bit microprocessor. It combines a 16-bit microprocessor internal architecture with an easy to use 8-bit bus interface. Most of the bus lines are identical in function to the 8085A.

The 8088 is totally software compatable with the 16-bit 8086 CPU. All the power of the 8086 16-bit instruction set is available in the 8-bit 8088.

With the 16-bit internal architecture, the 8088 provides 16-bit wide registers, data paths, a 16-bit ALU, and a set of powerful 16-bit instructions identical to the ones found in the 8086 microprocessor. It also provides a 20-bit memory address range and a 16-bit input/output port address range for I/O cycles. This gives the 8088 a full megabyte of memory addressability and 64K bytes of I/O addressability.

The instruction set for the 8088 includes a full complement of arithmetic operations including addition, subtraction, multiplication, and division, on 8-bit or 16-bit quantities. If also has a complete set of string manipulation operations for performance and flexibility in application where large amounts of data are involved.

Appendix D provides you with the data sheets and programming instruction for the major IC's.

APPENDIX A


S100 Bus Specifications

The following pages provide you 1EEE Task 696.1/D2, S-100 Bus Standards.

td 696-1983

IEEE Standard 696 Interface Devices

Heathkit 500-69



Published by The Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street, New York, NY 10017, USA

June 13, 1983

	··· -	_	

An American National Standard

IEEE Standard 696 Interface Devices

Sponsor

Standards Committee of the IEEE Computer Society

Approved June 10, 1982

IEEE Standards Board

Approved September 8, 1983

American National Standards Institute

© Copyright 1983 by

The Institute of Electrical and Electronics Engineers, Inc 345 East 47th Street, New York, NY 10017, USA

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

IEEE Standards documents are developed within the Technical Committees of the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Board. Members of the committees serve voluntarily and without compensation. They are not necessarily members of the Institute. The standards developed within IEEE represent a consensus of the broad expertise on the subject within the Institute as well as those activities outside of IEEE which have expressed an interest in participating in the development of the standard.

Use of an IEEE Standard is wholly voluntary. The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least once every five years for revision or reaffirmation. When a document is more than five years old, and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of all concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason IEEE and the members of its technical committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE Standards Board 345 East 47th Street New York, NY 10017 USA

Foreword

(This Foreword is not a part of IEEE Std 696-1983, IEEE Standard 696 Interface Devices.)

This standard represents over four and a half years of effort by numerous individuals to make the IEEE Std 696-1983 a truly workable and technically excellent standard. The original version of the standard was published in the July 1979 issue of COMPUTER magazine, and this standard represents a significant fine tuning of the original.

In the main, changes to the original consist of editorial changes to clear up ambiguities. The major technical change involves how we *think* about 8- and 16-bit bus transfers, rather than how the mechanism works electrically. To go along with this change in thinking, some new nomenclature was agreed upon.

To be more specific, the original standard described 16-bit transfers in terms of a high and low (or most and least significant) byte. This presented a problem because CPU chip manufacturers chose to order the bytes different from each other, that is, some transfer the high byte on the lower half of the data bus, and some do just the opposite. It was clear that the working group had to settle the issue of where to place each byte. A fundamental problem was that the group was split fairly evenly on this issue. The solution that evolved is both clever and unique in that it made everybody happy.

It was decided that the standard should not dictate a significance of the bytes at all. Instead, the standard concerns itself with making sure that bytes read or written in an 8-bit mode is read or written consistently in a 16-bit mode, and vice versa. Originally, data bits were called DATA16—DATA0 in a 16-bit mode, which inherently designates significance. Now the 16 data bits are thought of only as two bytes: an odd byte and an even byte—now called OD7-0 and ED7-0 (OD for Odd Data and ED for Even Data). The terms high and low have been replaced by odd and even, respectively.

Basically, the rule is as follows: Byte data that is written or read with A0=1 appears on the OD7-0 lines during a 16-bit transfer. Byte data that is written or read with A0=0 appears on the ED7-0 lines during a 16-bit transfer. The nomenclature of OD and ED (odd data and even data) make it easy to remember the rule when looking at a schematic. All one has to do is think about the fact that any address with A0=1 is odd, and any address with A0=0 is even.

There was one other change in the nomenclature, and that concerns the renaming of the term DMA (Direct Memory Access) to TMA (Temporary Master Access). This is the reason for the change. When a temporary master is accessing the bus, it may execute any type of cycle—memory or I/O. The term DMA implies that a memory access (as opposed to I/O) is the only type of cycle allowed. Since this implication is incorrect, the term TMA was substituted as it does not imply any particular type of cycle, and is also an accurate descriptor of the type of operation that is occurring.

As mentioned earlier, the only other changes to the standard were those required to clear up ambiguities that existed, and to specify parameters that had been implied by the standard, but not specifically stated.

The bulk of the standard remains unchanged, and has proven itself to be workable, practical, and quite viable in the real world, as well as on paper. As it stands, it is the culmination of the efforts of some of the brightest minds in the computing industry. It has turned out remarkably well, in view of the fact that it was started with a very arbitrary bus and ended up with an extremely flexible and usable bus structure, while preserving an extraordinary degree of compatibility with pre-existing designs.

This standard was prepared by the 696 Working Group of the Microprocessor Standards Committee of the IEEE Computer Society. At the time this standard was approved the membership of the working group was as follows:

Mark Garetz, Chairman

Bob Davis Kells Elmquist Tim Erickson Gary Feirbach Kevin Fischer Howard Fullmer* David Gustavson Richard Jones Chuck Krause

Sol Libes
Dick Lowe
Ed Lupin
George Morrow*

Don Pannell William Stark Bob Stewart Michael Stolowitz John Terry When the IEEE Standards Board approved this standard on June 10, 1982, it had the following membership:

I. N. Howell, Jr, Chairman

Edward Chelotti, Vice Chairman

Sava I. Sherr, Secretary

C. Y. R. Allen J. J. Archambault James H. Beall John T. Boettger J. V. Bonucchi Edward J. Cohen Len S. Corey J. V. Fleckenstein Jay Forster Kurt Greene Joseph L. Koepfinger Irving Kolodny John E. May Donald T. Michael* A. R. Parsons J. P. Riganati Frank L. Rose Robert W. Seelbach Jay A. Stewart Clifford O. Swanson Robert E. Weiler

^{*}Member emeritus

Contents

SEC	ECTION PAGE				
1.	1. General				
	1.1	Scope .		8	
	1.2	-			
	1.3	•	ions		
			General-System Terms		
			Signals and Paths		
	1.4		iagram Notation		
	1.5		and Electrical State Relationships		
	1.6		e System Overview		
			Interface System Objective		
		1.6.2	Fundamental Communication Capabilities	. 11	
		1.6.3	Message Paths and Bus Structure	. 11	
2.	Fund	ctional S	pecifications	11	
	2.1		onal Partition		
	2.2		ines		
	,		General		
			Address Bus		
			Status Bus		
			Data Bus		
			Control Output Bus		
			Control Input Bus		
		2.2.7	TMA Control Bus	18	
			Vectored Interrupt Bus		
			System Utilities		
		2.2.10	Pin List	19	
	2.3	The Per	manent Master Interface	19	
		2.3.1	General	19	
		2.3.2	Permanent Master State Diagram	20	
		2.3.3	Permanent Master State Descriptions	20	
		2.3.4	Required Signals for Permanent Masters	21	
		2.3.5	Dummy Mastering	21	
	2.4		nporary Master Interface		
			General		
			Temporary Master State Diagram		
		2.4.3	Temporary Master State Descriptions	21	
		2.4.4	Required Signals For Temporary Masters	22	
	2.5	The Slav	ve Interface	22	
			Slave-Interface State Diagram		
		2.5.2	Slave-State Definitions	22	
		2.5.3	Required Signals for Slave Interfaces	23	
	2.6		Data Transfer Control		
		2.6.1	General	23	
		2.6.2	8-bit Data Paths	23	
		2.6.3	16-bit Data Paths	23	
		2.6.4	Memory Organization	23	
	0.7	2.6.5	Sixteen Acknowledge (SIXTN*)	25	
	2.7	rundam	nental Bus-Cycle Timing	25	
		2.7.1	General	25	
		2.7.2	Address and Status Buses	25	
			Ready and Sixteen Acknowledge Lines		
			Read Cycles		
		2.7.5	Write Cycles	26	

SEC	CTION	PAC	ЗE
	2.9	2.8.3 Bus Arbitration Protocol 2.8.4 Summary of Arbitration Protocol	27 27 29 32 32 32 33 33
3.	3.1 3.2	Applications Application Power Distribution 3.2.1 +8 V Specification 3.2.2 +16 V Specification 3.2.3 -16 V Specification	33 33 33 33 33
	3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11	General Signal Discipline Driver Requirements 3.4.1 Driver Types 3.4.2 Driver Specifications Receiver Specifications Bidirectional Signals Card-Level Bus Loading Read Cycle Timing Specification Write-Cycle Timing Specification Ready and Sixteen Request Timing Specification Bus Transfer Timing Specification PHANTOM* Timing Specification	34 34 34 34 34 34 37 37
4.	Mech 4.1 4.2	Applications Application Connector Type 4.2.1 Electrical Considerations 4.2.2 Connector Spacing Board Size Specification k Reference IEEE Std 696 Bus Layout	38 38 38 38 38 38
			10
Fig Fig Fig Fig Fig Fig Fig	2 3 4 5 6 7 8	Permanent Master State Diagram Temporary Master State Diagram Slave Interface State Diagram 8/16 Bit-Memory Organization	21 22 24 24 25 27 28
Fig	10	Bus Arbitration Example	30

	PAGE
Fig 11	Bus Arbitration Timing Diagrams
Fig 12	Read-Cycle Timing Diagram
Fig 13	Write-Cycle Timing Diagram
Fig 14	Timing of RDY, XRDY, and SIXTN* During Read and Write Cycles
Fig 15	Overlap of PHANTOM* and Read and Write Strobes
Fig 16	IEEE Std 696 Board Mechanical Parameters
TABLES	
Table 1	Active High Signals
Table 2	Active Low Signals
Table 3	Bus Structures
Table 4	Address Usage for Different Bus Cycles
Table 5	Status Usage Chart
Table 6	IEEE Std 696 Bus Pin List
Table 7	Control Output Line Levels
Table 8	Read and Write Cycle Timing Parameters
Table 9	Bus Transfer Timing Parameters

An American National Standard

IEEE Standard 696 Interface Devices

1. General

1.1 Scope. This standard applies to interface systems for computer system components interconnected by way of a 100-line parallel backplane commonly known as the S-100 bus.

It applies to microprocessor computer systems, or portions of them, where:

- (1) Data exchanged among the interconnected devices is digital
- (2) A maximum of 22 devices are interconnected
- (3) The total transmission path length among interconnected devices is less than or equal to 25 in (63.5 cm)
- (4) The maximum switching rate of any signal on the bus is less than or equal to 6 MHz

1.2 Object. This standard is intended:

- (1) To define a rational, general-purpose interface system for designers of new computer system components that will ensure their compatibility with present and future IEEE Std 696 computer systems.
- (2) To provide the microprocessor computer-system user with compatible device families which will communicate in an unambiguous way without modification, from which a modularly expandable computer system may be constructed.
- (3) To enable the interconnection of independently manufactured devices into a single system.
- (4) To specify terminology and definitions related to the system.
- (5) To define a system with the minimum number of restrictions on the performance characteristics of devices connected to the system.
- (6) To define a system that, of itself, is of relatively low cost, and allows the interconnection of low-cost devices.
 - (7) To define a system that is easy to use.

1.3 Definitions. The following definitions apply for the purpose of this standard. This section contains only general definitions. Detailed definitions are given in other sections as appropriate.

Within the context of this standard, the verbs shall and should are to be interpreted as follows:

Mandatory requirements will be characterized by the use of the verb *shall*.

Recommended practices will be characterized by the use of the verb *should*.

1.3.1 General-System Terms

compatibility. The degree to which devices may be interconnected and used without modification, when designed to conform to Sections 2, 3, and 4 of this standard.

device. A circuit or logical group of circuits resident on one or more boards capable of interacting with other such devices through the bus.

interface. A shared electrical boundary between parts of a computer system, through which information is conveyed.

interface system. The device independent functional, electrical, and mechanical elements of an interface necessary to effect unambiguous communication among a set of devices. Driver and receiver circuits, signal line descriptions, timing and control conventions, data transfer protocols, and functional logic circuits are typical system elements.

kilobyte $1024 = 2^{10}$ megabyte 1 048 576 = 2^{20}

system. A set of interconnected elements constituted to achieve a given objective by performing specified functions.

1.3.2 Signals and Paths

active. A signal in its logically true state.

activate. Same as: assert.

assert. To cause a signal line to transition from its logically false (inactive) state to its logically true (active) state. The true or active state is either a high or low state, as specified for each signal.

bidirectional bus. A bus used by any individual device, or set of devices, for the two-way transmission of data, that is both input and output.

bit-parallel. A set of concurrent data bits present on a like number of signal lines used to carry information. Bit-parallel data bits may be acted upon concurrently as a group or independently as individual data bits.

bus. A set of signal lines used by an interface system, to which a number of devices are connected, and over which information is transferred between the devices.

bus cycle. The basic sequence of electrical events required to complete a transfer of data on the bus. A bus cycle shall contain at least three bus states.

bus state. A bus state is one clock cycle long and begins and ends just before the rising edge of ϕ . There shall be at least three bus states in every bus cycle.

byte. A set of bit-parallel signals corresponding to binary digits operated on as a unit. Connotes a group of eight bits where the most significant bit carries the subscript 7 and the least significant bit carries the subscript 0.

byte-serial. A sequence of bit-parallel data bytes used to carry information over a common bus.

deactivate. To cause a signal to transition from its logically true (active) state to its logically false (inactive) state. Opposite of assert.

high state. The electrically more positive signal level used to assert a specific message content associated with one of two binary logic states.

inactive. A signal in its logically false state.

low state. The electrically less positive signal level used to assert a specific message content associated with one of two binary logic states.

signal. The physical representation which conveys data from one point to another. For the purpose of this standard, this applies to digital electrical signals only.

signal level. The magnitude of a signal when

considered in relation to an arbitrary reference magnitude (voltage in the case of this standard).

signal line. One of a set of signal conductors in an interface system used to transfer messages among interconnected devices.


signal parameter. That parameter of an electrical quantity whose values or sequence of values convey information.

unidirectional bus. A bus used by a device for one-way transmission of messages, that is, either input only or output only.

word. A set of bit-parallel signals corresponding to binary digits and operated on as a unit. For this standard word connotes a group of 16 bits where the most significant bit carries the subscript 15 and the least significant bit carries the subscript 0.

1.4 State Diagram Notation. Each state that an interface function can assume is represented graphically by a circle. A mnemonic is used within the circle to identify the state.

All permissible transitions between states of an interface function are represented graphically by arrows between them. Each transition between states may be qualified by an expression whose value must be either true or false. If a state transition is not qualified by an expression it is implied that transition from one state to another will occur after some time period, as indicated in the timing specifications. An interface function must enter the state pointed to if and only if the driving expression becomes true, or in the case of a time dependent transition, as soon as the minimum specified time has passed.



An expression consists of two parts, a driving expression and a driven expression, separated by a slash (/). The driving expression shall specify the conditions necessary for the state transition. The driven expression is optional and is used to indicate signal transitions as a result of the state transition. A signal transition is indicated by the signal name followed by an equal

sign (=), followed by an indication of the state attained by the signal as a result of the transition. A driving expression consists of one or more messages used in conjunction with the operators AND (a*b), OR (a+b), and NOT (-a). Precedence is defined by parentheses. An example expression is: (driving/driven)

A * (B+C) / D=F(ALSE), E=T(RUE)

If A AND (B OR C) is true, then D is forced false and E is forced true, and the state transition takes place.

1.5 Logical and Electrical State Relationships. This standard makes a distinction between the logical function of a signal and its electrical implementation. All equations in this standard are logic equations, not electrical equations (unless otherwise stated), and are written in terms of logic states.

There are two types of electrical implementation of the logic states as given in Tables 1 and 2.

In translating a logic equation into an electrical implementation, care must be taken to account for the active-high or active-low character of the electrical signal. For example, the logic equation

MWRT = pWR * -sOUT, (logic equation) when implemented electrically, becomes

MWRT = (- pWR*) * - sOUT, (electrical equation)

since

pWR* = electrical signal carrying the pWR information on the bus.

Note that this is equivalent to

MWRT = - (pWR* + sOUT), (electrical equation

by deMorgan's theorem; consequently, a single

Table 1
Active High Signals

Active high signals are represented without a suffix after the signal name mnemonic (that is, ABCD).

Logic State	Binary State	Electrical Signal Level	Electrical State
FALSE (F)	0	CORRESPONDS TO <= 0.8 V, CALLED THE LOW STATE.	L
TRUE (T)	1	CORRESPONDS TO > = 2.0 V, CALLED THE HIGH STATE.	Н

Table 2
Active Low Signals

Active low signals are represented with an asterisk suffix after the mnemonic (that is, ABCD*).

Logic State	Binary State	Electrical Signal Level	Electrical State
FALSE (F)	0	CORRESPONDS TO > = 2.0 V, CALLED THE HIGH STATE.	Н
TRUE (T)	1	CORRESPONDS TO <= 0.8 V, CALLED THE LOW STATE.	L

two-input NOR gate is sufficient to implement MWRT, if it meets the loading and drive requirements.

The edge or change of electrical value of an electrical signal on a timing diagram which causes a transition change of the variable as a logic variable from false to true is:

Signal	Edge
active high	rising
active low	falling

Logic equations in the state diagrams are written in terms of logic state, not electrical state.

The suffix asterisk "*" is not a negation operator. It is a designator (like a comment or footnote) attached to a name, telling the reader what the relationship is between the truth state and the electrical state. That is, this variable is true when the line on the bus is low.

A prefix minus sign "-" represents the logical negation operator and is equivalent to the use of an overbar. Parentheses are used to enclose the negated variable when required for clarity.

1.6 Interface System Overview

1.6.1 Interface System Objective. The overall purpose of the interface system is to provide an effective communication link over which messages are carried in an unambiguous way among a group of interconnected devices.

Messages in an interface system belong to either of two broad categories:

- (1) Messages used to manage the interface system itself, called interface messages.
- (2) Messages used by the devices interconnected by the interface system, and carried by that system, but not part of the interface system itself (that is, data). These are called device dependent messages.

The interface system herein described comprises the necessary functional and electrical specifications for interface messages to effect the objective of this standard, but it is beyond the scope of this standard to specify the nature or meaning (other than electrical signal level) of device dependent messages.

- 1.6.2 Fundamental Communication Capabilities. An effective communication link requires two basic functional elements to organize and manage the flow of information among devices:
 - (1) A device acting as a bus master
 - (2) A device acting as a bus slave

All data transfer communications between a bus master and a bus slave are carried out in terms of a generalized bus cycle generated by the bus master and responded to by the addressed bus slave.

In the context of the interface system described by this standard:

- (1) A device acting as a bus master has the capability to address all bus slaves, or some portion of them, by generating all interface messages necessary to effect a bus cycle, and has the capability to transfer device dependent messages to or from the addressed bus slave as a part of that bus cycle.
- (2) A device acting as a bus slave monitors all bus cycles, and has the capability, thus, to be addressed by a bus master and to transfer device dependent messages to or from a bus master.

Bus master and bus slave capabilities occur both individually and collectively in boards interconnected by way of the interface system defined by this standard.

1.6.3 Message Paths and Bus Structure. The IEEE Std 696 Bus interface system consists of a set of signal lines used to carry all information, interface messages, and device dependent messages among interconnected devices.

The bus structure is organized into eight sets of signal lines and one set of power lines as shown in Table 3.

Table 3
Bus Structures

(1) Data bus	16 signal lines
(2) Address bus	16 or 24 signal lines
(3) Status bus	8 signal lines
(4) Control output bus	5 signal lines
(5) Control input bus	6 signal lines
(6) TMA control bus	8 signal lines
(7) Vectored interrupt bus	8 signal lines
(8) Utility bus	16 signal lines
(9) Power Bus	9 power lines

2. Functional Specifications

2.1 Functional Partition. Devices interconnected by way of the interface system are divided into two broad classifications, bus masters and bus slaves, according to their relation-

ship to the generation and reception of interface messages.

Devices acting as bus masters shall be responsible for the initiation of all bus cycles, and for the generation of all signals necessary for the conduction of an unambiguous bus cycle. These signals are termed type M signals, and consist of the address, status, and control buses. Device-dependent messages are transmitted and received on the data bus.

Bus masters are subdivided into two classifications, permanent masters and temporary masters. A bus master (generally a CPU) is the highest priority master in the interface system. A temporary master may request the bus from the permanent master for an arbitrary number of bus cycles, and then returns control of the bus to the permanent master. The transfer of bus control from a permanent master to a temporary master and back to the permanent master is termed a TMA (Temporary Master Access) cycle.

The difference between a permanent bus master and a temporary bus master is that:

- (1) Only one permanent master shall exist within the interface system, whereas up to 16 temporary masters may co-exist in a single system.
- (2) A temporary master is not subject to a TMA cycle, that is, there are no nested TMA operations.

Devices acting as bus slaves are bus-cycle receptors. A bus slave monitors all bus cycles and, if addressed during a particular bus cycle, accepts or sends the requested device-dependent message on the data lines. While bus masters shall generate a specific set of signals in

order to ensure an unambiguous bus cycle, a bus slave need only examine and generate that subset of bus signals necessary to communicate with bus masters.

2.2 Signal Lines

- **2.2.1** General. The bus is a collection of message paths defined relative to the current bus master. They are:
 - (1) Address bus
 - (2) Status bus
 - (3) Data input/output bus
 - (4) Control output bus
 - (5) Control input bus
 - (6) TMA control bus
 - (7) Vectored interrupt bus
 - (8) Utility bus

The nature and use of each bus is specified in the following sections. Except as otherwise specified, all bus signals are three-state lines.

2.2.2 Address Bus. The address bus consists of 16 or 24 bit-parallel signal lines used to select a specific location in memory or a specific input/output device for communication during the current bus cycle.

All bus masters shall assert A0 through A15, but may assert lines A16 through A23 if extended address capability is desired. Validity of the address bus is defined in 2.7.2.

All address lines are three-state lines.

Table 4 summarizes address usage for various bus cycles.

2.2.2.1 Standard Memory Addressing. The standard memory address bus consists of 16 lines specifying 1 of 64 kilobyte memory locations. These 16 lines are named A15 through A0, where A15 is the most significant bit.

Table 4
Address Usage for Different Bus Cycles

Cycle Type	Standard Addressing	Extended Addressing
MEMORY READ		
MEMORY WRITE	A15-A0	A23-A0
M1 (OP-CODE FETCH)		
INPUT		
OUTPUT	A7-A0†	A15-A0
INTERRUPT ACKNOWLEDGE	NONE	NONE
HALF ACKNOWLEDGE	NONE	NONE

†See 2.2.2.4

2.2.2.2 Extended Memory Addressing. The extended memory address bus consists of 24 lines specifying 1 of 16 megabyte memory locations. These 24 lines are named A23 through A0, where A23 is the most significant bit.

2.2.2.3 PHANTOM*. The PHANTOM* signal provides the capability of over-laying two memory slaves at a common address location. When this line is activated phantom memory slaves are enabled and normal memory slaves are disabled. All normal memory slaves shall have the capability of being disabled in response to PHANTOM* being asserted. Normal memory slaves shall be disabled during PHANTOM* for both read and write cycles.

2.2.2.4 Standard Input/Output Device Addressing. The standard I/O device address bus consists of 8 lines, A7 through A0, specifying 1 of 256 I/O devices. A7 is the most significant bit.

NOTE: The I/O device address has traditionally been duplicated onto the high order address byte, A15-A8. While this is considered acceptable procedure, it is not recommended for new designs as it complicates expansion to extended I/O device addressing. Standard I/O slaves shall not rely solely on the high order address byte for address decoding.

2.2.2.5 Extended Input/Output Device Addressing. The extended I/O device address bus consists of 16 lines, A15 through A0, specifying 1 of 64 kilobyte devices. A15 is the most significant bit.

2.2.3 Status Bus. The status bus consists of eight lines which identify the nature of the bus cycle in progress, and qualify the nature of the address on the address bus.

The mnemonics for status lines always begin with a lowercase s.

The 8 status lines are:

mory read	sMEMR
-code fetch	sM1
out	sINP
tput	sOUT
ite cycle	sWO*
errupt acknowledge	sINTA
lt acknowledge	sHLTA
teen-bit data transfer	sXTRQ*
uest	
	emory read e-code fetch out tput ite cycle cerrupt acknowledge lt acknowledge ateen-bit data transfer

The 8 lines on the status bus shall be generated by the current bus master.

All status lines are three-state lines.

Validity of the status bus is given in 2.7.2.

2.2.3.1 Status Memory Write. One relevant status signal is not directly available on the bus, but may be created on individual slaves by the combination of two others. Status Memory Write is defined as:

sMemory Write = (-sOUT) * xWO, (logic equation

that is, status memory write is true when sOUT is false and sWO (write) is true.

2.2.3.2 Status Usage Chart. Table 5 gives the status word definitions for all possible bus cycles.

Table 5 Status Usage Chart

STATUS BITS		sMEMR	sM1	sWO*	sOUT	sINP	sINTA	sHLTA	sXTRQ*
CYCLE TYPE									
MEMORY READ	(B) (W)	H H	L L	H H	L L	L L	L L	$_{ m L}^{ m L}$	H L
OPCODE FETCH	(B) (W)	H H	H H	H H	L L	L L	L L	L L	H
MEMORY WRITE	(B) (W)	L L	Ĺ	L L	L L	Ľ L	L L	L L	H T.
OUTPUT	(B)	Ĺ	Ĺ	Ļ	Н Н	Ĺ	Ĺ	Ĺ	H
INPUT	(W) (B)	Ĺ	Ļ	H H	Ļ	H H	L	L	Ħ
INTERRUPT	(W) (B)	Ļ	X	H	Ļ	L	H	ŗ	Ĥ
ACKNOWLEDGE HALT ACKNOWLEDGE IDLE	(W)	Х	X X	H H H	r L	r L	H L	L H L	X X

Legend B = 8-BIT OPERATION H = HIGH STATE L = LOW STATE W = 16-BIT OPERATION X = DON'T CARE

- (W) Refers to word (16-bit data path) operations
- (B) Refers to byte (8-bit data path) operations
- H = High state
- L = Low state
- X = Don't care
- 2.2.4 Data Bus. Data input and data output are always specified relative to the current bus master. Data transmitted by the current bus master to a bus slave is called data output. Data received by the current bus master from a bus slave is called data input.

The data bus consists of 16 lines grouped as two unidirectional 8-bit buses for byte operation and as a single bidirectional bus for 16-bit word operations.

2.2.4.1 Byte Operations. Two unidirectional 8-bit buses are used for byte data transfers. Data output appears on the data output bus (DO7-DO0), where DO7 is the most significant bit.

Data input appears on the data input bus (DI7-DI0), where DI7 is the most significant bit.

2.2.4.2 Word Operations. For 16-bit data transfers the DI and the DO buses are ganged together, creating a single 16-bit bidirectional bus. Two signal lines control the ganging of the data buses, sixteen request (sXTRQ*) and sixteen acknowledge (SIXTN*). When both of these lines are true (in the low state), the data buses are ganged with the even addressed byte on the DO bus (which now becomes named ED7-ED0; ED for "even data"), and the odd addressed byte on the DI bus (which now becomes OD7-OD0; OD for "odd-data").

Complete specification of the 8/16-bit protocol is given in 2.6.

2.2.5 Control Output Bus. The 5 lines of the control output bus determine the timing and movement of data during any bus cycle. The mnemonics for the control output lines always begin with a lowercase p.

The five lines are:

- (1) pSYNC, which indicates the start of a new bus cycle
- (2) pSTVAL*, the active edge of which in conjunction with pSYNC indicates that stable address and status may be sampled from the bus in the current cycle.
- (3) pDBIN, a generalized read strobe that gates data from an addressed slave onto the data bus.

- (4) pWR*, a generalized write strobe that writes data from the data bus into an addressed slave.
- (5) pHLDA, the hold acknowledge signal that indicates to the highest priority temporary master that the permanent master is relinquishing control of the bus.

The control output signals are subject to the functional and timing disciplines given in 2.7, 3.8, and 3.9.

2.2.6 Control Input Bus. The six lines of the control input bus allow bus slaves to synchronize the operations of bus masters with conditions internal to the bus slave (for example, data not ready), and to request operations of the permanent master (for example, interrupt or hold).

The six control input lines are:

- (1) RDY
- (2) XRDY
- (3) INT*
- (4) NMI*
- (5) HOLD*
- (6) SIXTN*
- 2.2.6.1 Ready Lines. The ready lines are used by bus slaves to synchronize bus masters to the response speed of the slave. Thus, cycles are suspended and wait states inserted until both are asserted.

The RDY line is the general ready line for bus slaves. It is specified as an open collector line.

The XRDY line is a special ready line commonly used by front panel devices to stop and single step bus masters. It is specified as an active line, therefore it should not be used by other bus slaves, since a bus conflict may exist.

2.2.6.2 Interrupt Lines. The two interrupt lines, INT* and NMI*, are used to request service from the permanent bus master.

The INT* line may be masked off by the bus master, usually by way of an internal software operation. If the master accepts the interrupt request on the INT* line, it may respond with an interrupt acknowledge bus cycle, accepting vectoring information from the data bus. During vectored interrupts, INT* indicates the acceptance, by the vectored interrupt controller, of one or more vectored interrupt requests.

The NMI* line is a nonmaskable interrupt request line, that is, it may not be masked off by the bus master. Accepting an interrupt on the

Table 6 IEEE Std 696 Bus Pin List

Pin No	o Signal and Type Level		Description Instantaneous minimum greater than 7 V, instantaneous maximum less than 25 V, average maximum less than 11 V.		
1					
2	+16 V (B)		Instantaneous minimum greater than 14.5 V, instantaneous maximum less than 35 V, average maximum less than 21.5 V		
3	XRDY (S)	Н	One of two ready inputs to the current bus master. The bus is ready when both these ready inputs are true. See pin 72.		
4	VI0* (S)	L OC	Vectored interrupt line 0		
5	VI1* (S)	L OC	Vectored interrupt line 1		
6	VI2* (S)	L OC	Vectored interrupt line 2		
7	VI3* (S)	L OC	Vectored interrupt line 3		
8	VI4* (S)	L OC	Vectored interrupt line 4		
9	VI5* (S)	L OC	Vectored interrupt line 5		
10	VI6* (S)	L OC	Vectored interrupt line 6		
11	VI7* (S)	L OC	Vectored interrupt line 7		
12	NMI* (S)	L OC	Non-maskable interrupt		
13	PWRFAIL* (B)	L	Power fail bus signal. (See 2.10.1 regarding pseudo open collector nature)		
14	TMA3* (M)	L OC	Temporary master priority bit 3		
15	A18 (M)	Н	Extended address bit 18		
16	A16 (M)	Н	Extended address bit 16		
17	A17 (M)	H	Extended address bit 17		
18	SDSB* (M)	L OC	The signal to disable the 8 status signals		
19	CDSB* (M)	L OC	The signal to disable the 5 control output signals		
20	0 V (B)		Common with pin 100		
21	NDEF		Not to be defined. Manufacturer must specify any use in detail		
22	ADSB* (M)	L OC	The signal to disable the address signals		
23	DODSB* (M)	L OC	The control signal to disable the data output signals. (DO7-0 for 8 bit transfers, ED7-0 and OD7-0 for 16 bit transfers)		
24	ϕ (B)	Α	The master timing signal for the bus		
25	pSTVAL* (M)	L	Status valid strobe		
26	pHLDA (M)	Н	A control signal used in conjunction with HOLD* to coordinate bus master transfer operations		
27	RFU		Reserved for future use		
28	RFU		Reserved for future use		
29	A5 (M)	Н	Address bit 5		
30	A4 (M)	Н	Address bit 4		
31	A3 (M)	Н	Address bit 3		
32	A15 (M)	Н	Address bit 15 (most significant for non-extended addressing.)		
33	A12 (M)	Н	Address bit 12		
34	A9 (M)	Н	Address bit 9		
35	DO1 (M)/ED1 (M/S)	Н	Data out bit 1, bidirectional even data bit 1		
36	DO0 $(M)/ED0 (M/S)$	Н	Data out bit 0, bidirectional even data bit 0		
37	A10 (M)	H	Address bit 10		
38	DO4 (M)/ED4 (M/S)	Н	Data out bit 4, bidirectional even data bit 4		
39	DO5 (M)/ED5 (M/S)	Н	Data out bit 5, bidirectional even data bit 5		
40	DO6 (M)/ED6 (M/S)	Н	Data out bit 6, bidirectional even data bit 6		

Table 6
IEEE Std 696 Bus Pin List (Continued)

Pin No	Signal and Type	Active Level	Description			
41	DI2 (S)/OD2 (M/S)	Н	Data in bit 2, bidirectional odd data bit 2			
42	DI3 (S)/OD3 (M/S)	Н	Data in bit 3, bidirectional odd data bit 3			
13	DI7 (S)/OD7 (M/S)	Н	Data in bit 7, bidirectional odd data bit 7			
14	sM1 (M)	Н	The status signal which indicates that the current cycle is an op-code fetch			
45	sOUT (M)	Н	The status signal identifying the data transfer bus cycle to an output device			
16	sINP (M)	Н	The status signal identifying the data transfer bus cycle from an input device			
47	sMEMR (M)	Н	The status signal identifying bus cycles which transfer data from memory to a bus master, which are not interrupt acknowledge instruction fetch cycle(s)			
48	sHLTA (M)	Н	The status signal which acknowledges that a HLT instruction has been executed			
49	CLOCK (B)	A	2 MHz ($\pm 0.5\%$) 40-60% duty cycle. Not required to be synchronous with any other bus signal			
50	0 V (B)		Common with pin 100			
51	+8 V (B)		Common with pin 1			
52	-16V (B)		Instantaneous maximum less than $-14.5~V$, instantaneous minimum greater than $-35~V$, average minimum greater than $-21.5~V$			
53	0 V (B)		Common with pin 100			
54	SLAVE CLR* (B)	L OC	A reset signal to reset bus slaves. Must be active with POC* and may also be generated by external means			
55	TMAO* (M)	L OC	Temporary master priority bit 0			
56	TMA1* (M)	L OC	Temporary master priority bit 1			
57	TMA2* (M)	L OC	Temporary master priority bit 2			
58	sXTRQ* (M)	L	The status signal which requests 16-bit slaves to assert SIXTN*			
59	A19 (M)	H	Extended address bit 19			
60	SIXTN* (S)	L OC	The signal generated by 16-bit slaves in response to the 16-bit request signal sXTRQ*			
31	A20 (M)	Н	Extended address bit 20			
32	A21 (M)	Н	Extended address bit 21			
3	A22 (M)	H	Extended address bit 22			
64	A23 (M)	Н	Extended address bit 23			
35	NDEF		Not to be defined signal			
66	NDEF		Not to be defined signal			
57	PHANTOM* (M/S)	L OC	A bus signal which disables normal slave devices and enables phantom slaves—primarily used for bootstrapping systems without hardware front panels.			
68	MWRT (B)	Н	pWR*-sOUT (logic equation). This signal must follow pWR by not more than 30 ns. (See NOTE, 2.7.5.3)			
69	RFU		Reserved for future use			
70	0 V (B)		Common with pin 100			
71	RFU		Reserved for future use			
72	RDY (S)	H OC	See comments for pin 3			
73	INT* (S)	L OC	The primary interrupt request bus signal			
74	HOLD* (M)	L OC	The control signal used in conjunction with pHLDA to coordinate bus master transfer operations			

Table 6
IEEE Std 696 Bus Pin List (Continued)

Pin No	Signal and Type	Active Level	Description			
75	5 RESET*(B) L OC		The reset signal to reset bus master devices. This signal must be active with POC* and may also be generated by external means			
76	pSYNC (M)	Н	The control signal identifying BS ₁			
77	pWR* (M)	L	The control signal signifying the presence of valid data on DO bus or data bus			
78	pDBIN (M)	Н	The control signal that requests data on the DI bus or data bus from the currently addressed slave			
79	AO (M)	H	Address bit 0 (least significant)			
80	A1 (M)	Н	Address bit 1			
81	A2 (M)	Н	Address bit 2			
82	A6 (M)	H	Address bit 6			
83	A7 (M)	Н	Address bit 7			
34	A8 (M)	H	Address bit 8			
35	A13 (M)	Н	Address bit 13			
36	A14 (M)	Н	Address bit 14			
37	All (M)	Н	Address bit 11			
38	DO2 (M)/ED2 (M/S)	H	Data out bit 2, bidirectional even data bit 2			
39	DO3 (M)/ED3 (M/S)	Н	Data out bit 3, bidirectional even data bit 3			
90	DO7 (M)/ED7 (M/S)	Н	Data out bit 7, bidirectional even data bit 7			
91	DI4 (S)/OD4 (M/S)	H	Data in bit 4, bidirectional odd data bit 4			
2	DI5 (S)/OD5 (M/S)	Н	Data in bit 5, bidirectional odd data bit 5			
3	DI6 (S)/OD6 (M/S)	Н	Data in bit 6, bidirectional odd data bit 6			
4	DI1 (S)/OD1 (M/S)	Н	Data in bit 1, bidirectional odd data bit 1			
95	DIO (S)/ODO (M/S)	Н	Data in bit 0 (least significant for 8 bit data) and bidirectional odd data bit 0			
6	sINTA (M)	Н	The status signal identifying the bus input cycle(s) that may follow an accepted interrupt request presented on INT*.			
7	sWO* (M)	L	The status signal identifying a bus cycle which transfers data from a bus master to a slave.			
98	ERROR* (S)	L OC	The bus status signal signifying an error condition during present bus cycle.			
9	POC* (B)	L	The power-on clear signal for all bus devices; when this signal goes low, it must stay low for at least 10 μ s.			
.00	0 V (B)		System ground			

NMI* line need not generate an interrupt acknowledge bus cycle.

An interrupt request on the INT* line is asserted as a level, that is, the line is asserted until interrupt service is received. An interrupt request on the NMI* line, on the other hand, is asserted as a negative going edge, since no interrupt acknowledge cycle need be generated.

Both these lines are specified as open-collector lines.

2.2.6.3 Hold Request. The hold request line, HOLD*, is used by temporary bus masters to request control of the bus from the permanent bus master. The HOLD* line may be masked by the permanent bus master to prevent temporary masters from gaining bus control.

The HOLD* line is specified as an open collector line, and shall only be asserted at certain times. See 2.8.3.

2.2.6.4 Sixteen Acknowledge. The sixteen acknowledge line, SIXTN*, is a response to the status signal sixteen request (sXTRQ*), and indicates that the requested 16-bit data transfer is possible.

The SIXTN* line is specified as an open-collector line. Detailed specification of the use of this line is given in 2.6.

2.2.7 TMA Control Bus. The eight lines of the TMA control bus are used in conjunction with control bus signals HOLD* and pHLDA. They arbitrate among simultaneous requests for control of the bus by temporary masters and disable the signal drivers of the permanent bus master, thus effecting an orderly transfer of bus control.

All eight lines of the TMA control bus are specified as open-collector lines.

The eight TMA control lines are:

- (1) TMA0*
- (2) TMA1*
- (3) TMA2*
- (4) TMA3*
- (5) ADSB*
- (6) DODSB*
- (7) SDSB*
- (8) CDSB*

Detailed specification of the use of these lines is given in 2.8.

2.2.7.1 TMA Arbitration. The four lines that arbitrate among simultaneous requests for bus control by temporary masters are TMAO* through TMA3*. The encoded priority of requesters is asserted on these lines and,

after settling, they contain the priority number of the highest priority requester.

Detailed specification of this process is given in 2.8.3.

- 2.2.7.2 Bus Transfer Signals. Four signals are available on the bus to disable the line drivers of the permanent bus master. They are:
 - (1) ADSB*, address disable
 - (2) DODSB*, data out disable
 - (3) SDSB*, status disable
 - (4) CDSB*, control output disable

NOTE: The signal DODSB* shall inhibit the eight DO bus drivers (DO7-DO0) during an eight bit transfer (sXTRQ* inactive) and shall inhibit the 15 bidirectional drivers (ED7-ED0 and OD7-OD0) from driving the bus during sixteen bit transfers (sXTRQ* and SIXTN* both active).

Use of these lines is tightly specified during the transfer of the bus from a permanent master to a temporary master, as given in 2.8.2., and any transfer involving the control output lines should follow a similar protocol.

The address, data, and status signals from the permanent master may be disabled and replaced using these signals as long as the contents of these buses is valid for the current bus cycle as though no replacement had occurred.

2.2.8 Vectored Interrupt Bus. The eight lines of the vectored interrupt bus are used in conjunction with the generalized interrupt request, INT*, to arbitrate among eight levels of interrupt request priorities. They are typically implemented as inputs to a bus slave which masks and prioritizes the requests, asserts the generalized interrupt request (INT*) to the permanent bus master, and responds to the interrupt acknowledge bus cycle with appropriate vectoring data. The interrupt controller need not assert INT* in response to vectored interrupts that are masked out.

The eight lines of the vectored interrupt bus are VIO* through V17*, where VIO* is the highest priority interrupt.

The vectored interrupt lines shall be implemented as levels, that is, they shall be held active until service is received.

The vectored interrupt lines are specified as open collector lines.

2.2.9 System Utilities

2.2.9.1 System Power. Power in IEEE Std 696 systems is distributed to bus devices as unregulated voltages. A total of nine bus lines are used:

- (1) +8 V, 2 lines
- (2) +16 V, 1 line
- (3) -16 V, 1 line
- (4) 0 V, 5 lines

0 V (ground) lines are distributed across the edge connector such that low-impedance grounds are available on both sides of the edge connector, and on both sides of the circuit cards.

Power lines are subject to the specifications given in 3.2.

2.2.9.2 System Clock (ϕ). The system clock, ϕ , is generated by the permanent master. The control timing for all bus cycles, whether they are cycles of the permanent master or cycles of temporary masters in control of the bus, shall be derived from this clock.

This signal is never transferred during a bus exchange operation.

2.2.9.3 Clock (CLOCK). This clock is specified as a 2 MHz (± 0.5% tolerance) signal with no relationship to any other bus signal. It is to be used by counters, timers, baud-rate generators, etc. It is specified as an active line.

2.2.9.4 System Reset Functions (RESET*, SLAVE CLR* and POC*). System reset functions are divided into three lines:

- (1) RESET*, resets all bus masters
- (2) SLAVE CLR*, resets all bus slaves
- (3) POC*, power-on clear is active at poweron and following the rising edge of PWRFAIL*, and shall cause SLAVE CLR* and RESET* to be asserted.

The POC* signal is specified as having a minimum active period of 10 ms; RESET* and SLAVE CLR* are specified as having a minimum active period of 5 μ s.

RESET* and SLAVE CLR* are specified as open-collector lines and POC* is specified as an active line.

2.2.9.5 Memory Write Strobe (MWRT). The memory write strobe, MWRT, shall be generated somewhere in the system. It has traditionally been generated by front-panel type devices, but is optionally generated by permanent masters or mother boards in systems without front panels. Care must be taken that it is generated at only one point in a given system. All boards that are capable of generating MWRT shall be provided with some means of disconnecting it from the bus.

Memory write is defined as:

MWRT = pWR* -sOUT (logic equation)

NOTE: MWRT shall be generated directly from the pWR* and sOUT bus signals, and not from the internal signals.

MWRT is specified as an active line.

2.2.9.6 Phantom Slaves (PHANTOM*). A line, PHANTOM*, is provided for overlaying memory slaves at a common address location. When this line is activated phantom memory slaves are enabled and normal memory slaves are disabled. All normal memory slaves shall have the capability of being disabled in response to PHANTOM*. Memory slaves shall be disabled during PHANTOM* for both read and write cycles.

This line is specified as an open-collector line.

2.2.9.7 Error (ERROR*). The line ERROR* is a generalized error line that is asserted when an error of some sort (for example, parity, write to protected memory) is occurring in the current bus cycle.

This line is specified as an open-collector line.

2.2.9.8 Manufacturer Specified Lines (NDEF). Three lines which can be specified by individual manufacturers are provided on the bus. These lines, termed NDEF (not to be defined), should only be implemented as options, and shall be provided with jumpers so that possible conflicts may be eliminated.

Any manufacturer SHALL specify in detail any use of these lines. Signals on these lines are limited to 5 V logic levels.

2.2.9.9 Power Fail (PWRFAIL*). The power-fail line indicates impending power failure, and remains true until power is restored. The rising edge of PWRFAIL* shall cause POC* to be asserted.


2.2.9.10 Reserved Lines (RFU). The four remaining lines are reserved for future use and shall not be used for any purpose.

2.2.10 Pin List. Pin connections to the card edge connector shall conform to the list given in Table 6.

2.3 The Permanent Master Interface

2.3.1 General. The permanent master interface provides the capability to transfer device dependent messages to and from all bus slaves. It is responsible for the generation and timing of all bus cycles while it has control of the bus, and is capable of generating all possible bus cycles.

The permanent master normally has control of the bus. It may relinquish bus control to a temporary bus master by way of a hold opera-



†There is a minimum specified time delay between hold and hold acknowledge

[1] Instruction execution complete · INT enable

INT request/interrupt accept

- [2] Instruction execution not complete + INT disabled + no interrupt request
- [3] (Instruction execution complete HOLD*
 interrupt accept) + (Instruction execution not complete IDLE)

Fig 1 Permanent Master State Diagram

tion for an arbitrary number of cycles. Upon completion of the hold operation, control of the bus is always returned to the permanent master.

2.3.2 Permanent Master State Diagram. The permanent master interface shall be implemented so as to conform to the state diagram given in Fig 1.

2.3.3 Permanent Master State Descriptions

2.3.3.1 Bus State 1 (BS1). The initial bus state, BS1, is the state in which the status and address buses are in transition to their values for the new bus cycle. pSYNC goes true during the BS1 state, indicating the beginning of a new bus cycle.

2.3.3.2 Bus State 2 (BS2). Bus state 2, BS2, is the state during which the address and status lines become stable. When they are guaranteed stable the pSTVAL*, status valid strobe, is activated.

The ready lines and the sixteen acknowledge lines are sampled during the BS2 state (except during slave abort cycles, see 2.7.5.4).

2.3.3.3 Wait State (BSw). The wait state, BSw, is entered if the ready line sampled in BS2 indicates that the addressed bus slave is not ready for data transfer. The ready line is sampled once every clock cycle until a ready condition is indicated (except during slave abort cycles, see 2.7.5.4). When the ready condition is indicated the BS2 state is completed and the BS3 state entered.

The ESw state is thus used to synchronize bus cycles generated by bus masters with the response speed of assorted bus slaves.

NOTE: The state of the ready lines shall be ignored if the current cycle is a slave abort (see 2.7.5.4).

- 2.3.3.4 Bus State 3 (BS3). Bus state 3, BS3, is the bus state during which the data transfer actually takes place between the master and the addressed slave.
- 2.3.3.5 Idle Bus States (BSi). After completion of the BS3 state, the master may enter one or more idle bus states.

NOTE: It is not required that masters generate idle bus states. Therefore, dynamic memory slaves cannot rely upon idle bus states for performing refresh operations

While in an idle bus state the generalized data strobes pWR* and pDBIN must not be active, and pSTVAL* must not be asserted in conjunction with pSYNC active.

2.3.3.6 Hold Accept (HS). Permanent masters shall be configured to conditionally accept hold operations from temporary masters. This function may be disabled under hardware or software control, to allow indivisible test and set operations. If hold is enabled and active, the permanent master shall enter the hold state HS following a BS3 state, and pHLDA shall be asserted.

The permanent master remains in the hold state until the hold request HOLD* becomes false.

Hold operations shall take priority over interrupt operations.

2.3.3.7 Interrupt Accept. If hold request is not active, if execution of the current instruction is complete, and if interrupts are enabled and an interrupt is being requested, then the permanent master accepts the interrupt request at the end of the BS3 state. In the case of a vectored interrupt, the next bus cycle may be an interrupt acknowledge bus cycle. In the case of a nonmaskable interrupt, the response is usually a transfer to a predetermined location.

2.3.4 Required Signals for Permanent Masters

- 2.3.4.1 Output Signals. The following signals are output signals from permanent masters to bus slaves.
 - (1) A23-A0+
 - (2) All status signals
 - (3) All control output signals
- (4) Data output signals (8 or 16 depending on processor type)
 - (5) ϕ , the system clock

NOTE: +A23 through A16 are optional on permanent masters.

- 2.3.4.2 Input Signals. The following signals are required input signals to permanent masters:
- (1) The control input signals, except NMI* and SIXTN*
- (2) Data input signals (8 or 16 depending on processor type)
- (3) The four disable signals ADSB*, DODSB*, SDSB*, CDSB*
 - (4) RESET*
- 2.3.5 Dummy Mastering. In cases where a number of processors co-exist in a single system as temporary masters, it may prove inefficient from a systems point of view to implement a permanent master.

In such a case it is permissible that the permanent master be implemented as a dummy, that is, as a device that conducts no bus cycles, but only supplies an arbitration interval so that the TMA control bus may settle.

The dummy master takes control of the bus between temporary masters, asserting the control output bus in the null state, and passes the bus to the next requester after a minimum arbitration interval of one clock cycle.

Required output signals for dummy masters are the control output signals, and the system clock ϕ . Input signals are HOLD* and CDSB*.

2.4 The Temporary Master Interface

2.4.1 General. The temporary master interface provides the capability to transfer device dependent messages to and from a selected set of bus slaves. The temporary master thus differs from the permanent master in that it need not generate all possible bus cycles.

The temporary master requests control of the bus from the permanent master. If the bus is granted, the temporary master is responsible for the generation and timing of all bus cycles until it returns control to the permanent master.




Fig 2 Temporary Master State Diagram

Since up to 16 temporary masters may coexist in a single system, a protocol has been developed to arbitrate among simultaneous bus requests. Detailed specifications of this protocol is given in 2.8.3. Any device that is capable of functioning as a temporary master shall be configured in such a way that other devices may also be used as temporary masters. That is to say that they shall arbitrate for priority.

2.4.2 Temporary Master State Diagram. Temporary master interface shall be implemented so as to conform to the state diagram given in Fig 2.

2.4.3 Temporary Master State Descriptions

2.4.3.1 Arbitration (ARB). If more than one temporary master is present in the system, bus requesters shall arbitrate for the bus as given in 2.8.3.

During the arbitration sequence, bus requesters try to assert their priorities on the arbitration bus, and the contents of the arbitration bus are compared with each requester's priority.

If the contents of the arbitration bus is of higher priority than the locally attempted priority assertion, then a higher priority requester is present in the system, and the low priority requester removes its low order bits from the arbitration bus. Thus, after some settling time, the priority of the highest priority requester is present on the arbitration bus. This requester is granted the bus on the rising edge of hold acknowledge.

2.4.3.2 Bus Transfer States (TSI and TSII). Since the bus has positive polarity control signals, extreme care must be taken in bus transfer operations to avoid erroneous pulses on the control lines.

In general terms, this is accomplished by specifying that both the permanent master and the temporary master drive the control lines in specified logic states during the bus transfer.

Detailed specification of this operation is given in 2.8.2.

2.4.3.3 Bus Cycle. The definition of buscycle states shall be the same as that for the permanent master interface, given in 2.3.3.1 through 2.3.3.5.

An arbitrary number of bus cycles may be performed by the temporary master before returning control to the permanent master.

- 2.4.4 Required Signals for Temporary Mas-
- 2.4.4.1 Output Signals. Required output signals for a temporary master interface are as follows:
 - (1) Address lines A23-A0+
 - (2) All status signals
 - (3) All control output signals ++
 - (4) Data output lines
 - (5) TMA arbitration lines TMA0*-TMA3*
 - (6) Hold request, HOLD*

NOTES: +Temporary masters must generate A23-A16, however, they need only drive these signals low.

++Temporary masters should provide a jumper on the pSTVAL* line, as older CPUs do not transfer this line with the control output lines. In this case, all bus masters use the same pSTVAL* signal.

- 2.4.4.2 Input Signals. Required input signals for a temporary master interface are as follows:
- (1) The ready lines, RDY and optionally XRDY
 - (2) Hold acknowledge, pHLDA
 - (3) Data input lines
 - (4) The system clock, ϕ
- 2.5 The Slave Interface. A slave device responds to a bus cycle initiated by a bus master. Memory and input/output devices are examples of bus slaves.




Fig 3
Slave Interface State Diagram

A slave device may request service from a bus master by generating an interrupt request.

2.5.1 Slave-Interface State Diagram. The slave interface shall conform, in general, to the state diagram given in Fig 3. Slave interfaces need not have both read and write capability.

2.5.2 Slave-State Definitions

2.5.2.1 Slave Idle State (Si). The slave idle state, Si, is a passive state with respect to the bus.

The slave monitors the stream of bus cycles to determine if it is selected for the current bus cycle.

The slave may be performing internal operations while in the idle state.

The assertion of SLAVE CLR* forces all slaves into the idle state.

2.5.2.2 Slave Setup (Ss). A slave moves from the slave idle state to the setup state, Ss, when it has been addressed by the current bus cycle. This is an operation internal to the slave which sets up a data transfer with a bus master. If a slave can tolerate spurious transitions from the idle state to the setup state, then the device select signal may be decoded statically from the address and status buses. If a device cannot tolerate spurious transitions, the device select line should be decoded in conjunction with the status valid strobe, pSTVAL*.

If synchronization is required by the slave before the data transfer may take place, the ready line is asserted false during this state until the device is ready for data transfer.

2.5.2.3 Slave Read (Sr). Data from the addressed slave is gated onto the data bus during the slave read state, Sr. The generalized read strobe governs the transition to this state.

When device select becomes false the slave returns to the idle state.

- 2.5.2.4 Slave Write (Sw). Data from the current bus master is written into the slave during the active period of the generalized write strobe, pWR*. When device select becomes false the slave returns to the idle state.
- 2.5.2.5 Slave Abort. When device select (DSEL) becomes false, the slave returns to the idle state even if no data read or write strobe has occurred. See 2.7.5.4.
- 2.5.2.6 Interrupt Request State. If a slave requires service by a bus master, an interrupt request may be generated by the slave. The interrupt should be held active until the slave is serviced, or until SLAVE CLR* is asserted.
- 2.5.3 Required Signals for Slave Interfaces. Slave interfaces need only receive and generate that subset of bus signals necessary for communication with masters.

2.6 8/16-bit Data Transfer Protocol

2.6.1 General. Implementation of the 8/16-bit data transfer protocol allows both 8-bit and 16-bit parallel data transfers over the bus, and hence allows both 8-bit and 16-bit masters and slaves to co-exist in a single system. For 16-bit transfers the two unidirectional 8-bit data buses are ganged to form a single 16-bit bidirectional data bus.

Two lines are assigned to control the ganging of the data bus:

- (1) sXTRQ*, status output from the master, which indicates a request for a 16-bit data transfer.
- (2) SIXTN*, an acknowledge input to the master, which indicates that a 16-bit data transfer is possible.

Use of the sixteen acknowledge line SIXTN* permits the use of current design 8-bit memory boards without modification. When SIXTN* is false, a 16-bit transfer may be accomplished by two sequential single-byte transfers.

2.6.2 8-bit Data Paths. The current bus master requests an 8-bit transfer by not asserting sXTRQ*.

Byte data output from the master to the addressed slave is asserted on the data output bus, DO7 through DO0.

Byte data input from the addressed slave to the current bus master is asserted on the data input bus, DI7 through DI0.

2.6.3 16-bit Data Paths. The current bus master requests a 16-bit transfer by asserting sXTRQ*.

If the addressed slave is capable of a 16-bit parallel data transfer, it asserts SIXTN*, as shown in the timing diagram (see Fig 12).

Sixteen-bit data transfer is then conducted by way of the ganged data buses, where DO0 = ED0 and DI7 = OD7, with the DO bus carrying the even-addressed byte and the DI bus carrying the odd-addressed byte.

- 2.6.4 Memory Organization. Memory device capable of both 8-bit and 16-bit parallel data transfers are organized, as shown in Fig 4, as two banks of 8-bit memory, an odd-byte bank, and an even-byte bank. These data banks may be activated either together or separately, depending on the condition of the sixteen request status line, sXTRQ*.
- 2.6.4.1 Byte References. When sXTRQ* is not asserted, memory references are single-byte transfers.


The proper location in memory is selected by the address output on address lines A1 through A15 (A23 for extended addressing systems), while the A0 line selects the even byte or the odd byte. A0 equals 0 selects the even byte of the 16-bit word, while A0 equals 1 selects the odd byte of the word.

See Fig 5 for address usage.

In the 8-bit mode, data output from the master, on the DO bus, is connected to the data input lines of both memory banks; the even-byte data input lines are connected directly to the DO bus, and the odd-byte data input lines are connected to the DO bus by way of a two-to-one multiplexer controlled by sXTRQ*.

Data output from the memory banks is routed to three-state bus drivers A and B in Fig 4. One of these drivers is enabled when the read strobe is activated, depending on the condition of A0. The selected byte is thus available to the master on the DI bus.

2.6.4.2 Word References. When sXTRQ* is asserted by the master, and SIXTN* is asserted by the slave, memory references are double-byte transfers.



SEL selects A for word references. B for byte references.

Output enables: $\begin{array}{rcl} A & = & 16_{rd} + (8_{rd} + A \rlap{/}0) \\ B & = & 8_{rd} + -A \rlap{/}0 \\ C & = & 16_{rd} \\ \end{array}$


Write enables: $E_{wr} = 16_{wr} + (8_{wr} \cdot -A0)$

 $0_{wr} = 16_{wr} + (8_{wr} \cdot A0)$

Where: 16_{rd} = Device select • sXTRQ* • pDBIN

 8_{rd} = Device select • $-sXTRQ^* • pDBIN$ 16_{wr} = Device select • sXTRQ* • pWR* 8wr = Device select - -sXTRQ* - pWR*

Fig 4 8/16 Bit-Memory Organization






Fig 5 8/16 Bit Address + Data Usage

Address lines A1 through A15 (A23 in extended address systems) select the proper word from memory. The condition of the A0 bit does not enter into the decoding or addressing for word references, but A0 is specified as being 0 for word transfers.

See Fig 5 for address usage.

In the 16-bit mode, data output from the bus master is asserted on the 16 signal lines of the DO bus and the DI bus. The multiplexer on the data input lines now routes the odd-byte data, on the DI bus, to the data input lines of the odd-byte bank. Even-byte data, on the DO bus, is connected to the data input lines of the even-byte bank.

Data output from the memory banks is routed through buffers A and C to their respective data paths. Both A and C will be enabled by the read strobe.

2.6.5 Sixteen Acknowledge (SIXTN*). Implementation of the sixteen acknowledge line allows the use of 8-bit memory boards in a 16-bit system without modification, but with a reduction in maximum system bandwidth.

If a 16-bit master requests a 16-bit transfer, but the addressed slave is not capable of such a transfer, the sixteen acknowledge line shall not be asserted.

The master shall respond in one of two ways, by generating an error trap or by conducting the transfer in byte-serial fashion. It is recommended that the master be capable of performing byte-serial transfers.


2.6.5.1 Byte-serial Response. If the sixteen acknowledge line is not activated after a specified period, circuitry should be included on bus masters to conduct the requested 16-bit transfer as two consecutive byte operations, thus assembling the requested 16-bit word while holding the master in a wait state.

For this process to occur, the sixteen acknowledge line must meet the timing specifications for the ready line inputs, as shown in Fig 6.

2.6.5.2 Error Response. If circuitry does not exist on the master to conduct the requested 16-bit transfer as two consecutive byte operations, an error condition shall result immediately, with ERROR* asserted.

2.7 Fundamental Bus-Cycle Timing

2.7.1 General. This section deals with the fundamental timing concepts involved in the standard bus cycle. Detailed specification of



Bus-Cycle Fundamental Timing Relationships

the timing parameters discussed in this section is given in 3.8 and 3.9.

The standard bus cycle is a pseudo-synchronous cycle, that is, the timing of the control signals bears a specified relationship to the master system clock ϕ .

All data transfers, including read or write cycles, 8- or 16-bit transfers, memory or input/output device transfers, and interrupt acknowledge are conducted on the bus as a standard bus cycle.

Figure 6 shows the fundamental timing for a standard bus cycle, with a single wait state inserted by the addressed slave.

2.7.2 Address and Status Buses. The beginning of a new bus cycle is indicated by the rising edge of the pSYNC signal, which closely follows the rising edge of the system clock, ϕ .

The address and status buses are changing to their values for the new cycle during the beginning of the pSYNC interval. Shortly after they can be guaranteed stable on the bus, the status valid strobe, pSTVAL*, is asserted. pSTVAL*, decoded in conjunction with pSYNC, indicates to all bus slaves that stable address and status may be sampled from the bus.

The position of the status valid strobe within the pSYNC interval is independent on the system clock, ϕ . This affords the designer of bus masters considerable flexibility in interfacing different processors to the bus. The status valid strobe should be positioned within the pSYNC

interval so that the delay between guaranteed status on the bus and the activation of the status valid strobe is as close to the minimum specifications as possible, thus maximizing memory and device access time.

In order to prevent false cycle starts in bus slaves, only one negative edge of the status valid strobe shall occur while pSYNC is asserted. If pSTVAL* is low at the rising edge of pSYNC, it must have been low for at least 30 ns.

Address and status information is thus stable on the bus from the negative transition of the status valid strobe during pSYNC, and is held stable until a specified period after the trailing edge of the data strobe (pDBIN in the read case, and pWR* in the write case). This hold time ensures that false decoding of the address and status information will not occur at the end of the bus cycle.

2.7.3 Ready and Sixteen Acknowledge Lines. The sixteen acknowledge line, since it may be used to place the bus master in a wait state while a requested 16-bit transfer is conducted in byte-serial fashion, is subject to the same timing constraints as the ready lines.

The ready lines are first sampled by the bus master on the rising edge of the system clock during the BS2 state, and if active, the master enters a wait state, sampling the ready line once every clock cycle on the rising edge of the system clock until the slave is ready for data transfer.

A minimum setup time before the rising edge of the system clock, and a minimum hold time after sampling must be met for the proper operation at the ready lines.

The time between the active edge of the status valid strobe and the sampling of the ready line may be very short. Hence, it is recommended practice not to make assertion of the ready line dependent on pSTVAL.*

Data output, address, status, and the read and write strobes are held stable during wait states.

2.7.4 Read Cycles

2.7.4.1 General. There are four types of read cycles: op-code fetch (M1), memory read, input, and interrupt acknowledge. These cycles are all similar with respect to timing, but make different use of the status bits and the address bus. See Tables 4 and 5.

2.7.4.2 The Read Strobe. The generalized read strobe pDBIN is used to gate data from an addressed slave onto the data bus during a read

operation. The read strobe is asserted true by the bus master after a minimum specified time from the assertion of the status valid strobe.

It is held true during any inserted wait states, and returns to the false state, returning the data bus to the high impedance state, shortly before the address and status buses are allowed to change.

2.7.5 Write Cycles

2.7.5.1 General. There are two possible types of write cycles on the bus, a memory-write cycle and an output cycle.

These two cycles are similar with respect to timing, but make different use of the status bits and address bus. A special write strobe, MWRT, is generated for memory cycles.

2.7.5.2 The Write Strobe. The generalized write strobe, pWR*, is used to write data from the data bus into the addressed bus slave. The write strobe is asserted true by the master after a minimum specified time from the assertion of the status valid strobe, pSTVAL*. It is held true during any inserted wait states and returns to the false state shortly before the address, status, and data buses are allowed to change.

Data out on the data bus shall be guaranteed valid for a specified period both before and after the activation of the write strobe. Hence, either the leading or the trailing edge of the write strobe may be used to strobe data into the addressed slave.

Address and status information must be held valid for a specified period of time from the trailing edge of the write strobe.

2.7.5.3 Memory-Write Strobe. While the generalized write strobe is activated for all write cycles, the memory-write strobe is activated for memory-write cycles only. The memory-write strobe is usually generated by front-panel devices, if they exist in the system, as a function of bus memory write or a frontpanel deposit. Such front-panel deposit cycles do not comply with this standard. If frontpanel devices do not exist the memory-write strobe must be generated somewhere in the system, but at only one point. This circuit should be designed so that it generates the memorywrite strobe for all bus masters. Jumpers shall be provided to allow extra circuits to be disabled.

The memory-write strobe, MWRT, is defined

MWRT = pWR * -sOUT, (logic equation)

that is, memory write is true when pWR is true and sOUT is false.

The memory-write strobe must follow the pWR* strobe by not more than a specified period.

NOTE: The MWRT strobe shall be generated by the actual bus signals sOUT and pWR*, and not from internal board signals.

2.7.5.4 Slave Abort. It is permissable for the current bus master to suppress the assertion of the data strobes (pDBIN, pWR* and MWRT) so as to prevent a data transfer to a slave. This type of cycle is called the slave-abort cycle. If a master is capable of performing a slave-abort cycle, it shall ignore the state of the ready line (RDY) during the slave-abort cycle. This prevents slaves that never become ready (because a data strobe never occurred) from hanging the bus indefinitely.

2.8 Special Bus Operations

2.8.1 General. This section describes two special bus operations related to TMA operations, that is, the transfer of bus control from the permanent bus master to a temporary bus master for an arbitrary number of bus cycles, and the return of control to the permanent bus master.

These two operations are:

- (1) The bus transfer protocol
- (2) The arbitration protocol among simultaneous bus requesters

2.8.2 Bus Transfer Protocol

2.8.2.1 General. When a temporary bus master has been granted the bus by the permanent bus master, control must be transferred to the temporary master in such a way that spurious signals are not generated on the control output lines, causing false bus cycles. Since some of the control output signals are of positive polarity, extreme care must be taken in this operation. In general, the specified bus transfer protocol accomplishes this by having the permanent master and the temporary master drive the control output lines simultaneously at specified levels during the bus transfer.

2.8.2.2 Bus Transfer State Diagram. The bus transfer operation shall be implemented so as to conform to the bus transfer state diagram given in Fig 7.

2.8.2.3 Bus Transfer State Definitions

2.8.2.3.1 idle (IDLE). The idle state signifies that the temporary master is either involved in internal operations, and does not re-




Fig 7 Bus-Transfer State Diagram

quire the bus, or that it is waiting for the bus to become free so that it may assert its bus request.

2.8.2.3.2 arbitration (ARB). If a temporary master desires the bus, and HOLD* is false and pHLDA is false, the temporary master enters the arbitration sequence, where it contests with other bus requesters for control of the bus.

Detailed specification of this process is given in 2.8.3.


2.8.2.3.3 bus grant (MINE). Priority assertions on the arbitration bus settle in the interval between the assertion of a hold request and a hold acknowledge. At the rising edge of the hold acknowledge signal the bus is granted to the highest priority requester, enabling the bus transfer operation for that requester.

If the bus is not granted to a requester, that requester returns to the idle state.

The bus grant state is termed MINE.

2.8.2.3.4 transfer state one (TSI). The bus transfer sequence begins with transfer state one, TSI. The bus transfer control circuit asserts the following signals together:

- (1) ADSB*
- (2) SDSB*
- (3) DODSB*



WHERE: XFERI* = ADSB*, SDSB*, AND DODSB* XFERII* = CDSB*

Fig 8
TMA Timing

disabling the address, status, and data output drivers of the permanent bus master and enabling the control output drivers of the temporary master. These lines are collectively labelled XFERI* in Fig 8. The permanent master and the temporary master are now driving the control output lines. These lines are required to have the levels listed in Table 7.

The transfer state is terminated by the assertion (by the bus transfer control circuit) of the CDSB* line, called XFERII* in Fig 8, disabling the control drivers of the permanent master and enabling the address, status, and data out drivers of the temporary master. The temporary master now has complete control of the bus and begins its first bus cycle.

Table 7
Control Output Line Levels

Signal	Logic State	Electrical Level
(1) pSYNC	F	L
(2) pSTVAL*	\mathbf{F}	H†
(3) pDBIN	\mathbf{F}	L
(4) pWR*	\mathbf{F}	Н
(5) pHLDA	T	Н

tSee NOTE in 2.4.4.1.

2.8.2.3.5 bus cycles (BS). Any number of standard bus cycles are then conducted by the temporary bus master. Bus control is never transferred between cycles. When the temporary master is done, the process proceeds to TSII, transfer state two.

2.8.2.3.6 transfer state two (TSII). Transfer state two, TSII, is the mirror image of the sequence in TSI. The state begins with the release of the CDSB* and HOLD* signals, enabling the control-output drivers of the permanent master and disabling the address, status, and data-output drivers of the temporary master.

Both the temporary master and the permanent master drive the control-output lines for the remainder of TSII at the levels prescribed for TSI.

The state is ended by the release of other disable signals, enabling the address, status, and data-out drivers on the permanent master, and disabling the control-output drivers of the temporary master. The permanent master now has complete control of the bus and the temporary master returns to the idle state.

2.8.2.4 Bus Transfer Timing Relationships

2.8.2.4.1 General. The fundamental timing relationships for a bus transfer and a single TMA bus cycle are given in Fig 8.

Relationship to the bus transfer states is

shown in boxes at the bottom of the figure.

Detailed specification of these times is given in 3.10 and Table 9.

2.8.2.4.2 tSET. A minimum time between the rising edge of the hold acknowledge signal and the assertion of the disable signals in TSI allows time for completion of the preceding bus cycle.

2.8.2.4.3 tOV. The time that the temporary master and the permanent master must drive the control-output signals has a specified minimum to ensure a smooth bus transfer.

Assertion of CDSB* is specified relative to the rising edge of the system clock, ϕ , so that the assertion of this signal may be used by the temporary master as a cycle start signal.

2.8.2.4.4 tDH. Hold time for data, addresses, and status from the end of the read or write strobes to the release of CDSB* and HOLD*.

2.8.2.4.5 tREL. The maximum time from the end of HOLD* to release of the DODSB*, SDSB* and ADSB* signals.

2.8.2.4.6 t ϕ CDSB. The maximum delay from the rising edge of the master bus clock ϕ to either the assertion or release of CDSB*.


2.8.2.4.7 tHD $\overline{\text{HA}}$. The minimum time from HOLD* being released by the temporary master until the permanent master can release pHLDA.

2.8.2.4.8 tHDHA. The minimum time between HOLD* being asserted by the temporary master and the permanent master asserting pHLDA.

2.8.3 Bus Arbitration Protocol. In a system which allows more than one master to use the system bus, for example a CPU permanent master and several temporary masters such as TMA controllers or multiple CPUs, some means must be provided to determine which device will be allowed to control the bus at any given time.

The bus arbitration system uses four bus lines for arbitrating among 16 temporary masters. These lines are driven by open collector drivers, and are pulled high by pull-up resistors. Each temporary master has a unique priority number which it asserts on the arbitration but at an appropriate time. A higher binary number indicates a higher priority.

The temporary masters compare the priority appearing on the active-low open-collector bus with the priority they are asserting, starting with the most significant bit. If disagreement is detected by any temporary master at any given bit position, then another temporary master



NOTE: This state diagram is conceptually correct, but this process is actually a parallel rather than a sequential one. Figure 10 shows suitable logic to implement such a parallel process.

Fig 9 Bus-Arbitration Diagram

must be asserting that priority bit and thus must have a higher priority. In that case all less significant bits are removed by the detecting temporary master. All more significant bits agree, and thus need not be removed, and the bit which disagreed must have been a 0 and thus was not asserted. Leaving the agreeing bits asserted reduces system noise caused by the redistribution of driving currents in the bus, and speeds settling of the correct priority on the arbitration bus. This process is a continuous asynchronous parallel process, not a sequential bit-by-bit process as it may seem from the above description. Incorrect comparisons will occur and be removed as the bus lines settle for as long as four bus delays (not related to the choice of four bus lines) plus logic delays.

The four lines which comprise the arbitration bus are TMA0* through TMA3*, where TMA3* is the most significant bit. These lines,




Fig 10 Bus-Arbitration Example

in conjunction with HOLD* and pHLDA, control the bus arbitration process.

2.8.3.1 Bus Arbitration Implementation. An implementation of the bus arbitration protocol is shown in Figs 9 and 10.

Any implementation shall obey the rules summarized in 2.8.4.

2.8.3.2 Bus Arbitration State Definitions.

2.8.3.2.1 IWANT (IWANT). The IWANT state is an internal state for a temporary master which has determined that a bus access is necessary and thus wishes to arbitrate for bus control.

Temporary masters may not assert their priorities nor remove them at arbitrary times, or the arbitration bus may be in transition when the result is needed. A temporary master may assert its priority and the HOLD* bus request only if

- (1) pHLDA is not asserted (the permanent master has the bus), and
- (2) HOLD* is not already asserted.

Furthermore, a master shall not assert HOLD* sooner than 30 ns after pHLDA goes false, and the permanent master shall not assert pHLDA sooner than a minimum specified delay after HOLD* is asserted. This guarantees that all




Fig 11
Bus-Arbitration Timing Diagrams

masters see the bus becoming available and allows ample time to settle the arbitration bus before the granting of the bus on the rising edge of pHLDA.

This scheme usually results in the first requester winning the bus. Only if simultaneous bus requests occur will the arbitration have any effect. This, however, is not improbable since multiple unsuccessful requesters will become synchronized by waiting for the failing edge of pHLDA.

2.8.3.2.2 priority comparison states (C3-C0). The priority comparison states, C3 through C0 are the states where each requester compares the priority it is attempting to assert on the arbitration bus with the priority actually on the arbitration bus. Though C3 through C0 are shown and described as sequential, they are actually parallel processes. While disagreement occurs at any bit position, less significant bits are removed from the arbitration bus. If no disagreement persists after the settling time the requester has the highest priority and will be granted the bus on the rising edge of pHLDA, proceeding to the state "MINE",

where the bus transfer begins. All requesters continue to assert their priorities on the arbitration bus until the falling edge of pHLDA. Thus the priority number of the current bus master is available on the TMA bus while pHLDA is true. If the permanent master has the bus, pHLDA will be false.

A temporary master that wins the bus continues to assert its priority and HOLD* until its bus cycles are complete. A temporary master that loses the bus continues to assert its priority bits not turned off by the arbitration process, but must remove its assertion of the HOLD* line, so that the winner may indicate that it is finished by releasing HOLD*. A losing requester in this state is said to be in the "WAIT" state.

2.8.3.3 Bus Arbitration Timing Relationships. Figure 11 shows two possible cases of the bus arbitration procedure. The first of these is a case where the requester has no competition; it requests the bus and the bus is granted. The second case shows the requester waiting for the bus to be free, arbitrating for the bus and losing, and arbitrating for the bus and winning.

2.8.3.3.1 No Competition. When the temporary master determines that it requires the bus, it raises the internal signal IWANT. In this case, the rising edge of IWANT finds the pHLDA signal unasserted, meaning the permanent master has the bus, and the HOLD* signal unasserted, meaning that no other devices are requesting the bus. The temporary master may then assert the HOLD* signal and assert its priority on the arbitration bus. The ISME* signal is the result of the arbitration process, and is asserted if none of the bit-wise comparisons on the arbitration bus fail. This arbitration result is clocked by the rising edge of the pHLDA signal, creating the bus grant signal MINE.

When the temporary master is finished with the bus, the IWANT signal is released, releasing the HOLD* signal and resetting the bus grant signal, MINE. The permanent master releases the pHLDA signal, and all assertions are removed from the arbitration bus.

2.8.3.3.2 Wait-Lose-Win. In this example the requester raises its IWANT signal, but finds the bus already busy and must wait to assert its bus request and priority until the falling edge of pHLDA.

The requester arbitrates for the bus during try 1, but another requester has a higher priority and the arbitration result ISME* is false at the rising edge of pHLDA, indicating a loss in the arbitration process. The losing requester removes its assertion of the HOLD* signal, but continues to assert the nonconflicting high-order bits of its losing priority until the falling edge of pHLDA. At the falling edge of pHLDA, the process repeats, but this time results in a win for the requester.

- 2.8.4 Summary of Arbitration Protocol. Figures 9 and 10 represent an exmple, not a required implementation. Any implementation which obeys the rules may be used. The rules which must be obeyed by a temporary master are:
- (1) HOLD* shall be asserted only when it is not already asserted and pHLDA has been low for at least 30 ns.
- (2) HOLD* shall be removed when pHLDA rises if another controller has asserted higher priority.
- (3) HOLD* shall be removed when the controller no longer needs the bus.
- (4) Priority shall be asserted whenever HOLD* is asserted, and shall remain asserted until the next falling edge of pHLDA.

- (5) The priority level shall be user-selectable and asserted by open-collector drivers on bus lines TMA3*-TMA0*.
- (6) The most significant bit of the priority level (appearing on TMA3*) must be compared with the priority asserted. If the line is asserted low but not by this temporary master, all less significant priority bit assertions must be removed. Similarly, bits TMA2*, TMA1*, and TMA0* must be examined and possible less significant conflicting bits removed.
- (7) If no lines are asserted low except those asserted by this temporary master after sufficient settling time, this temporary master has higher priority and may take the bus when pHLDA rises.
- (8) Logic implementations shall be such that settling of the arbitration circuitry and bus will be completed between the assertion of HOLD* and the rise of pHLDA.
- 2.9 Interrupt Protocol. The purpose of an interrupt system is to allow peripheral devices to suspend the operation of a bus master in an orderly way and to request that the master service the requesting peripheral. When service is complete, the bus master returns to the operation from which it was interrupted.

The interrupt protocol is comprised of an 8-level vectored interrupt system and a nonmaskable interrupt. A complying master need only be capable of responding to INT* INT*, and the master's response to it, is the recommended way to request a TMA rearbitration. A temporary master which is capable of holding the bus indefinitely, shall be capable of responding to INT* in at least one of the following two ways:

- (1) The temporary master shall be capable of relinquishing the bus in response to the assertion of INT*. This temporary master shall not participate in bus arbitration until INT* goes false.
- (2) The temporary master shall be capable of servicing the interrupt request.

It is recommended that the permanent master ultimately service all interrupt requests.

2.9.1 Vectored Interrupts

2.9.1.1 Vectored Interrupt Requests. Eight levels of vectored interrupt requests are issued on the vectored interrupt lines, VIO* through VI7*, where VIO* is the most significant interrupt priority level. Vectored interrupt requests, however, may be rotated, masked individually,

or fenced out by the interrupt control slave, and hence the priority levels are not fixed. Requests on the VI lines should be asserted as levels; that is, they should be held active until service is received. A slave which asserts a VI line need take no further action to generate an interrupt. It is assumed that if interrupt acknowledge cycles occur, an interrupt controller somewhere in the system will respond appropriately.

The generalized interrupt request line, INT*, is implemented as a communication line between the interrupt controller and an interruptable master. Any slave or interrupt controller, using the INT* line, must respond appropriately to any interrupt acknowledge cycles. The interrupt controller (which may actually consist of multiple, nested, or intelligent interrupt controllers) shall be capable of asserting INT*, if a response is required by the bus master.

2.9.1.2 Interrupt Acknowledge. The interrupt acknowledge cycle is a standard bus-read cycle (except for status). The interrupt acknowledge cycle requests vectoring information from the interrupt controller to be asserted on the data bus during pDBIN.

Since no address information is asserted during an interrupt acknowledge cycle, if multiple interrupt controllers exist, they must either be *daisy chained* to avoid possible bus conflicts, or polled by the bus master.

2.9.2 Nonmaskable Interrupt (NMI*). The nonmaskable interrupt is an optional control input to bus masters. This interrupt is not maskable by a software instruction, and takes priority over other interrupt requests. The NMI* line may be used in the implementation of the special condition lines, ERROR* and PWRFAIL*.

NMI* is an open-collector line. The bus master shall respond to negative going transitions on the NMI* line.

2.10 Special Condition Lines. Two special condition lines, PWRFAIL* and ERROR*, are available on the bus. Their use is optional.

2.10.1 Power-Fail Pending (PWRFAIL*). This line indicates an impending system power failure. It is specified that this line shall be activated at least $16 \mu s$ before the local voltage regulators drift out of specification.

The line stays low for at least 16 μ s and its rising edge shall cause POC* to be asserted

(which will cause RESET* and SLAVE CLR to be asserted). The circuit driving this line shall meet the electrical specifications for an open-collector line.

2.10.2 ERROR*. This is a generalized error line that indicates that the current bus operation is producing an error of some sort that is memory parity error, write to protected memory, inability to accommodate 8-bit slaves, etc.)

The ERROR* line should be implemented as a trap. All relevant information about the error-causing cycle - address, data, status, device number (for temporary master) — should be latched on the falling edge of ERROR*. The falling edge of error will generally cause an NMI*.

ERROR* is implemented as an open-collector line.

3. Electrical Specifications

- **3.1** Application. The electrical specifications for interface devices to be used in IEEE Std 696 bus systems are defined in this section. Proper operation of these devices also depends on two other factors:
 - (1) Short physical distance between devices
 - (2) Relatively low electrical noise

The electrical specifications for the bus driver and receiver circuits do not imply a particular technology, unless otherwise noted.

All specifications apply over the temperature range 0 to 70 $^{\circ}$ C.

- 3.2 Power Distribution. Power in IEEE Std 696 systems is distributed as unregulated dc power at three voltages, +8 V, +16 V, and -16 V. Because these voltages are on adjacent lines it is relatively easy to short these lines on card removal. Therefore, bleeder resistors or other constant loads sufficient to discharge all three supplies rapidly are recommended.
- 3.2.1 +8 V Specification. Instantaneous minimum must be greater than +7 V, instantaneous maximum less than 25 V, and average maximum less than 11 V.
- 3.2.2 + 16 V Specification. Instantaneous minimum must be greater than +14.5 V, instantaneous maximum less than 35 V, and average maximum less than 21.5 V.
- 3.2.3 -16 V Specification. Instantaneous maximum must be less than -14.5 V, instan-

taneous minimum greater than -35 V, and average minimum greater than -21.5 V.

3.3 General Signal Discipline. Other than the power lines noted above, all signals on the bus are limited to positive signal levels between 0 V and +5 V, and may not have loaded rise or fall times less than 5 ns.

3.4 Driver Requirements

- **3.4.1 Driver Types.** Three types of bus drivers are defined:
- (1) An active driver, either in the high state or in the low state or in transition, which has the capability to accept current in the low state and to provide current in the high state.
- (2) An open-collector driver, which will not accept or provide current in the high state. A 360 Ω ± 5% pull-up resistor to +5 V or equivalent must be provided somewhere in the system for open-collector lines. It is recommended that these pull-up resistors be provided on the bus. However, implementation on the permanent master is also acceptable.
- (3) A three-state driver, which has the capability to be in the high-impedance state as well as in the high and low states.
- **3.4.2 Driver Specifications.** Specifications for bus drivers shall be as follows:

Low state (Vol): Output voltage less than or equal to +0.5 V at 24 mA sink current.

High state (Voh): Output voltage (for active and three-state drivers) greater than or equal to +2.4 V at 2 mA.

The leakage current for three-state drivers in the high-impedance state is specified as not greater than $\pm 25~\mu A$.

The internal capacitive load of a driver shall not exceed 15 pF at 25 °C whether in the active or the high-impedance state.

The rise and fall times of bus drivers should be minimized, subject to 3.3. In no case should the rise or fall times exceed 50 ns at rated capacitive load.

3.5 Receiver Specifications. The specifications for receivers on the bus shall be as follows:

Low state: A voltage less than or equal to +0.8 V shall be recognized as a low state.

High state: A voltage greater than or equal to +2.0 V shall be recognized as a high state.


Bus receivers shall have diode clamp circuits to prevent excessive negative voltage excursions.

Additional noise immunity is afforded by the use of Schmitt-type receiver circuits. Recommended hysteresis for such receivers should be $\geq 0.4 \text{ V}$.

3.6 Bidirectional Signals. Some interface signals, such as the data bus, are combined three-state drivers and receivers. For each function these devices shall meet the same specifications as separate drivers and receivers.

The total internal capacitive load for a line transceiver shall not exceed 20 pF at 25 °C.

- 3.7 Card-Level Bus Loading. At the card level, the following specifications apply:
- (1) The total capacitive load on any bus input shall not exceed 25 pF.
- (2) A card may not source more than 0.5~mA at 0.5~V nor sink more than $80~\mu\text{A}$ at 2.4~V on any signal line except for TMA0*, TMA1*, TMA2*, TMA3*, PHANTOM*, and PWRFAIL*. On these lines a card may not source more than 0.4~mA at 0.5~V.
- 3.7.1 Bus Termination. All bus lines except the power and ground lines may be terminated to reduce bus noise using a circuit equivalent to



where

$$V = 2.6 V$$

$$\pm 0.2 V$$

R is no less than 180 Ω (±5%)

It is recommended that open-collector lines not be terminated as above, but rather pulled up to +5 V as stated in 3.4.1.

- 3.8 Read-Cycle Timing Specification. Figure 12 depicts the read-cycle timing waveforms with the pertinent timing parameters shown. Table 8 specifies these parameters.
- 3.9 Write-Cycle Timing Specification. Figure 13 depicts the write-cycle timing waveforms with the pertinent timing parameters shown. Table 8 specifies these parameters.




Fig 12 Read-Cycle Timing Diagram




Fig 13 Write-Cycle Timing Diagram

Table 8
Read and Write Cycle Timing Parameters

		MIN (ns)	MAX (ns)
tCY	ϕ PERIOD	166	2000
tCYH	φ PULSE WIDTH HIGH	0.4tCY	
tCYL	ϕ PULSE WIDTH LOW	0.4tCY	
$t\phi$ SY	DELAY ϕ HIGH TO pSYNC HIGH; DELAY ϕ HIGH TO pSYNC LOW	10	0.4tCY
tSY	pSYNC PULSE WIDTH HIGH	0.7tCY	
$t\overline{ST}\phi$	pSTVAL* LOW PRIOR TO ϕ HIGH DURING pSYNC	0	
tST	pSTVAL* PULSE WIDTH HIGH	50	
$t\overline{ST}$	pSTVAL* PULSE WIDTH LOW	50	
$tA\overline{ST}$	ADDRESSES STABLE PRIOR TO pSTVAL* LOW DURING pSYNC HIGH	70	
tSST	STATUS STABLE PRIOR TO pSTVAL* LOW DURING pSYNC HIGH	40	
tDB	pDBIN PULSE WIDTH HIGH	0.9tCY	
$t\overline{ST}DB$	DELAY pSTVAL* LOW TO pDBIN HIGH	20	
$tD\overline{BS}Y$	DELAY pDBIN LOW TO pSYNC HIGH	0	
$t\overline{DB}AS$	HOLD TIME FOR ADDRESSES AND STATUS AFTER pDBIN LOW	50	
$t\overline{DB}Z$	DELAY pDBIN LOW TO SLAVE DI DRIVERS Hi-Z		70
tDBZ	DELAY pDBIN HIGH TO SLAVE DI DRIVERS ACTIVE	10	70
tACC	DELAY pSTVAL* LOW TO DATA VALID	SLAVES A	CTURER ASE I FOR ALL ND WORST IMUM FOR
$t\overline{WR}$	pWR* PULSE WIDTH LOW	0.9tCY	
$t\overline{STWR}$	DELAY pSTVAL* LOW TO pWR* LOW	30	
tWRSY	DELAY pWR* HIGH TO pSYNC HIGH	0	
$tD\overline{W}\overline{R}$	SETUP TIME DO VALID TO pWR* LOW	0.1tCY	
tWRASD	HOLD TIME ADDRESSES, STATUS, AND DO FROM pWR* HIGH	0.2tCY	
tWRMR	DELAY pWR* LOW TO MWRT HIGH; DELAY pWR* HIGH TO MWRT LOW		30
$\mathrm{tRDY}\phi$	SETUP TIME RDY, XRDY, SIXTN* TO ϕ RISING	70	
$t\phi RDY$	HOLD TIME RDY, XRDY, SIXTN* AFTER ϕ RISING	20	
tPOV	OVERLAP OF PHANTOM* AND pDBIN OR pWR*	30	
$tSY\overline{ST}$	DELAY FROM pSYNC HIGH TO pSTVAL* LOW	30	
$\mathrm{t}\mathrm{A}\phi$	ADDRESSES STABLE PRIOR TO ϕ HIGH DURING pSYNC HIGH	80	
$t\overline{\mathrm{ST}}\phi$	STATUS STABLE PRIOR TO ϕ HIGH DURING pSYNC HIGH	50	

Table 9
Bus Transfer Timing Parameters

		MIN	MAX
tSET	DELAY pHLDA TO ADSB*, SDSB*, DODSB* LOW	0	
tOV	TIME BOTH TEMPORARY AND PERMANENT MASTER DRIVE THE CONTROL OUTPUT LINES	0.4TCY	
tDH	HOLD TIME ADDRESS, STATUS, AND DATA OUT FROM END OF STROBE TO CDSB* RISING	0.2tCY	
tREL	DELAY FROM HOLD* RISING TO ADSB*, SDSB* AND DODSB* HIGH		1.0tCY
tHDHA	DELAY FROM HOLD* FALSE TO pHLDA FALSE	1.0tCY	
$t\phi CDSB$	DELAY FROM ϕ RISING TO CDSB* LOW DELAY FROM ϕ RISING TO CDSB* HIGH	0	0.3tCY
$t\overline{H}\overline{D}HA$	DELAY FROM HOLD* FALLING TO pHLDA RISING	1.0tCY	




Fig 14
Timing of RDY, XRDY, and SIXTN*
During Read and Write Cycles

- 3.10 Ready and Sixteen Request Timing Specification. Figure 14 depicts RDY, XRDY, and SIXTN* timing waveforms during read and write cycles, with pertinent timing parameters shown. Table 8 specifies these parameters.
- **3.11 Bus Transfer Timing Specification.** Figure 8 depicts bus-transfer timing waveforms with the pertinent timing parameters shown. Table 9 specifies these parameters.
- 3.12 PHANTOM* Timing Specification. Figure 15 shows the overlap of the PHANTOM* signal with respect to the read and write strobes. Table 8 specifies these parameters.




Fig 15 Overlap of PHANTOM* and Read and Write Strobes


4. Mechanical Specifications

- **4.1 Application.** The mechanical specifications for standard interface systems are described in this section.
- 4.2 Connector Type. The card edge connector is a 100-pin (dual 50) connector with contacts spaced on 0.125 in centers. It is nominally designed for printed circuit boards 0.062 in thick.

The connector is subject to the specifications in 4.2.1 and 4.2.2.

- 4.2.1 Electrical Considerations.
- (1) Voltage rating: 200 V dc, minimum pin to pin
- (2) Current rating: 2.5 A per contact
- (3) Contact resistance: $50 \text{ M}\Omega$ maximum at rated current after 100 insertions
- (4) Insulation resistance: 1000 $M\Omega$ minimum
- **4.2.2 Connector Spacing.** Connectors should be spaced 0.75 inches ± 0.01 inches center to center.
- 4.3 Board Size Specification. Circuit boards shall conform to the board size specifications given in Fig 16, with the exception of the

Fig 16
IEEE Std 696 Board
Mechanical Parameters



board height specifications. Boards may optionally be 10 in high. Manufacturers of double height boards should specify that a board is a double height board in all descriptive literature and advertisements. The edge connector pin shown in the figure is pin 50. Pin 100 opposes pin 50 on the back side of the board.

Total board depth shall not exceed 0.65 in.

Nominal board thickness is 0.062 in.

The unshaded areas shown shall be free of all components, connectors, or other protrusions. These areas may contain circuit traces. The holes in the corner of the board are to allow the use of card extractors. Connectors shall not extend more than 0.5 inches above the top of the board.

5. Quick Reference IEEE Std 696 Bus Layout

pin 1	+8 V (B)		pin 51	+8 V (B)	
pin 2	+16 V (B)		pin 52	-16 V (B)	
pin 3	XRDY (S)	Н	pin 53	0 volts	
pin 4	VI0* (S)	L	pin 54	SLAVE CLR* (B)	$\mathbf L$
pin 5	VI1* (S)	${f L}$	pin 55	TMA0* (M)	$\mathbf L$
pin 6	VI2* (S)	L	pin 56	TMA1* (M)	\mathbf{L}
pin 7	VI3* (S)	L	pin 57	TMA2* (M)	\mathbf{L}
pin 8	VI4* (S)	L	pin 58	sXTRQ* (M)	$\mathbf L$
pin 9	VI5* (S)	L	pin 59	A19	Η
pin 10	VI6* (S)	L	pin 60	SIXTN* (S)	L
pin 11	VI7* (S)	L	pin 61	A20 (M)	H
pin 12	NMI* (S)	L	pin 62	A21 (M)	H
pin 13	PWRFAIL* (B)	L	pin 63	A22 (M)	H
pin 14	TMA3* (M)	Ļ	pin 64	A23 (M)	H
pin 14 pin 15	A18 (M)	H		NDEF	11
_		H	pin 65		
pin 16	A16 (M)	H	pin 66	NDEF	т
pin 17	A17 (M)		pin 67	PHANTOM* (M/S)	L
pin 18	SDSB* (M)	L	pin 68	MWRT (B)	H
pin 19	CDSB* (M)	L	pin 69	RFU	
pin 20	0 V		pin 70	0 V	
pin 21	NDEF	_	pin 71	RFU	
pin 22	ADSB* (M)	L	pin 72	RDY (S)	Η
pin 23	DODSB* (M)	L	pin 73	INT* (S)	\mathbf{L}
pin 24	ϕ (B)	H	pin 74	HOLD* (M)	$\mathbf L$
pin 25	pSTVAL* (M)	L	pin 7 5	RESET* (B)	\mathbf{L}
pin 26	pHLDA (M)	H	pin 76	pSYNC (M)	H
pin 27	\mathbf{RFU}		pin 77	pWR* (M)	\mathbf{L}
pin 28	\mathbf{RFU}		pin 78	pDBIN (M)	H
pin 29	A5 (M)	H	pin 79	A0 (M)	H
pin 30	A4 (M)	Н	pin 80	A1(M)	Н
pin 31	A3(M)	Н	pin 81	A2 (M)	Н
pin 32	A15 (M)	Н	pin 82	A6 (M)	Н
pin 33	A12 (M)	Н	pin 83	A7 (M)	Н
pin 34	A9 (M)	H	pin 84	A8 (M)	H
pin 35	DO1 (M)/ED1 (M/S)	H	pin 85	A13 (M)	H
pin 36	DOO(M)/EDO(M/S)	H	pin 86	A14 (M)	Н
pin 37	A10 (M)	Н	pin 87	A11 (M)	Н
pin 38	DO4 (M)/ED4 (M/S)	H	pin 88	DO2 (M)/ED2 (M/S)	H
pin 39	DO5 (M)/ED5 (M/S)	H	pin 89	DO3 (M)/ED3 (M/S)	H
			pin 89	DO7 (M)/ED7 (M/S)	Н
pin 40	DO6 (M)/ED6 (M/S)	H	_		Н
pin 41	DI2 (S)/OD2 (M/S)	H	pin 91	DI4 (S)/OD4 (M/S)	
pin 42	DI3 (S)/OD3 (M/S)	H	pin 92	DI5 (S)/OD5 (M/S)	H
pin 43	DI7 (S)/OD7 (M/S)	H	pin 93	DI6 (S)/OD6 (M/S)	H
pin 44	sM1 (M)	H	pin 94	DI1 (S)/OD1 (M/S)	Н
pin 45	sOUT (M)	H	pin 95	DIO (S)/OD1 (M/S)	H
pin 46	sINP (M)	H	pin 96	sINTA (M)	H
pin 47	sMEMR (M)	H	pin 97	sWO* (M)	L
pin 48	sHLTA (M)	Н	pin 98	ERROR* (S)	L
pin 49	CLOCK (B)		pin 99	POC* (B)	
pin 50	0 V		pin 100	0 V	



APPENDIX B

8085 Architecture

The following pages are reprinted with the permission of Intel Corporation.

8085A ARCHITECTURE

2.1 WHAT THE 8085A IS

The 8085A is an 8-bit general-purpose microprocessor that is very cost-effective in small systems because of its extraordinarily low hardware overhead requirements. At the same time it is capable of accessing up to 64K bytes of memory and has status lines for controlling large systems.

2.2 WHAT'S IN THE 8085A

In the 8085A microprocessor are contained the functions of clock generation, system bus control, and interrupt priority selection, in addition to execution of the instruction set. (See Figure 2-1.) The 8085A transfers data on an 8-bit, bidirectional 3-state bus $(AD_{0.7})$ which is time-multiplexed so as to also transmit the eight lower-order address bits. An additional eight lines (A_{8-15}) expand the MCS-85 system memory addressing capability to 16 bits, thereby allowing 64K bytes of memory to be accessed directly by the CPU. The 8085A CPU (central processing unit) generates control signals that can be used to select appropriate external devices and

functions to perform READ and WRITE operations and also to select memory or I/O ports. The 8085A can address up to 256 different I/O locations. These addresses have the same numerical values (00 through FFH) as the first 256 memory addresses; they are distinguished by means of the IO/M output from the CPU. You may also choose to address I/O ports as memory locations (i.e., memory-map the I/O, Section 3.2).

2.2.1 Registers

The 8085A, like the 8080, is provided with internal 8-bit registers and 16-bit registers. The 8085A has eight addressable 8-bit registers. Six of them can be used either as 8-bit registers or as 16-bit register pairs. Register pairs are treated as though they were single, 16-bit registers; the high-order byte of a pair is located in the first register and the low-order byte is located in the second. In addition to the register pairs, the 8085A contains two more 16-bit registers.




FIGURE 2-1 8085A CPU FUNCTIONAL BLOCK DIAGRAM

The 8085A's CPU registers are distinguished as follows:

- The accumulator (ACC or A Register) is the focus of all of the accumulator instructions (Table 4-1), which include arithmetic, logic, load and store, and I/O instructions. It is an 8-bit register only. (However, see Flags, in this list.)
- The program counter (PC) always points to the memory location of the next instruction to be executed. It always contains a 16-bit address.
- General-purpose registers BC, DE, and HL may be used as six 8-bit registers or as three 16-bit registers, interchangeably, depending on the instruction being performed. HL functions as a data pointer to reference memory addresses that are either the sources or the destinations in a number of instructions. A smaller number of instructions can use BC or DE for indirect addressing.
- The stack pointer (SP) is a special data pointer that always points to the stack top (next available stack address). It is an indivisible 16-bit register.
- The flag register contains five one-bit flags, each of which records processor status information and may also control processor operation. (See following paragraph.)

2.2.2 Flags

The five flags in the 8085A CPU are shown below:

D_7	D ₆	D ₅	D_4	D_3	D ₂	D ₁	D_0
S	Z		AC		Р		CY

The carry flag (CY) is set and reset by arithmetic operations. Its status can be directly tested by a program. For example, the addition of two one-byte numbers can produce an answer that does not fit into one byte:


HEXIDECIMAL				В	NA	RY			
AEH		1	0	1	0	1	1	1	0
+ 74H		0	1	1	1	0	1	0	0
122H	1	0	0	1	0	0	0	1	0
	Car	ry t	oit :	set	s c	arr	y fl	ag	to 1

An addition operation that results in an overflow out of the high-order bit of the accumulator sets the carry flag. An addition operation that does not result in an overflow clears the carry flag. (See 8080/8085 Assembly Language Programming Manual for further details.) The carry flag also acts as a "borrow" flag for subtract operations.

The auxiliary carry flag (AC) indicates overflow out of bit 3 of the accumulator in the same way that the carry flag indicates overflow out of bit 7. This flag is commonly used in BCD (binary coded decimal) arithmetic.

The **sign flag** is set to the condition of the most significant bit of the accumulator following the execution of arithmetic or logic instructions. These instructions use bit 7 of data to represent the sign of the number contained in the accumulator. This permits the manipulation of numbers in the range from -128 to +127.

The zero flag is set if the result generated by certain instructions is zero. The zero flag is cleared if the result is not zero. A result that has a carry but has a zero answer byte in the accumulator will set both the carry flag and the zero flag. For example,



Incrementing or decrementing certain CPU registers with a zero result will also set the zero flac.

The parity flag (P) is set to 1 if the parity (number of 1-bits) of the accumulator is even. If odd, it is cleared.

2.2.3 Stack

The stack pointer maintains the address of the last byte entered into the stack. The stack pointer can be initialized to use any portion of read-write memory as a stack. The stack pointer is decremented each time data is pushed onto the stack and is incremented each time data is popped off the stack (i.e., the stack grows downward in terms of memory address, and the stack "top" is the lowest numerical address represented in the stack currently in use). Note that the stack pointer is always incremented or decremented by two bytes since all stack operations apply to register pairs.

2.2.4 Arithmetic-Logic Unit (ALU)

The ALU contains the accumulator and the flag register (described in Sections 2.2.1 and 2.2.2) and some temporary registers that are inaccessible to the programmer.

Arithmetic, logic, and rotate operations are performed by the ALU. The results of these operations can be deposited in the accumulator, or they can be transferred to the internal data bus for use elsewhere.

2.2.5 Instruction Register and Decoder

During an instruction fetch, the first byte of an instruction (containing the opcode) is transferred from the internal bus to the 8-bit instruction register. (See Figure 2-1.) The contents of the instruction register are, in turn, available to the instruction decoder. The output of the decoder, gated by timing signals, controls the registers, ALU, and data and address buffers. The outputs of the instruction decoder and internal clock generator generate the state and machine cycle timing signals.

2.2.6 Internal Clock Generator

The 8085A CPU incorporates a complete clock generator on its chip, so it requires only the addition of a quartz crystal to establish timing for its operation. (It will accept an external clock input at its X_1 input instead, however.) A suitable crystal for the standard 8085A must be parallel-resonant at a fundamental of 6.25 MHz or less, twice the desired internal clock frequency. The 8085A-2 will operate with crystal of up to 10 MHz. The functions of the 8085A internal clock generator are shown in Figure 2-2. A Schmitt trigger is used interchangeably as oscillator or

SCHMITT
AMP.

Q

\$\phi 1

\[
\frac{\phi}{Q}
\]

\$\phi 1

*EXTERNAL CAPACITORS REQUIRED ONLY FOR CRYSTAL FREQUENCIES : 4MHz

FIGURE 2-2 8085A CLOCK LOGIC

as input conditioner, depending upon whether a crystal or an external source is used. The clock circuitry generates two nonoverlapping internal clock signals, ϕ_1 and ϕ_2 (see Figure 2-2). ϕ_1 and ϕ_2 control the internal timing of the 8085A and are not directly available on the outside of the chip. The external pin CLK is a buffered, inverted version of ϕ_1 . CLK is half the frequency of the crystal input signal and may be used for clocking other devices in the system.




FIGURE 2-3 8085A HARDWARE AND SOFT-WARE RST BRANCH LOCATIONS

2.2.7 Interrupts

The five hardware interrupt inputs provided in the 8085A are of three types. INTR is identical with the 8080A INT line in function; i.e., it is maskable (can be enabled or disabled by El or DI software instructions), and causes the CPU to fetch in an RST instruction, externally placed on the data bus, which vectors a branch to any one of eight fixed memory locations (Restart addresses). (See Figure 2-3.) INTR can also be controlled by the 8259 programmable interrupt controller, which generates CALL instructions instead of RSTs, and can thus vector operation of the CPU to a preprogrammed subroutine located anywhere in your system's memory map. The RST 5.5, RST 6.5, and RST 7.5 hardware interrupts are different in function in that they are maskable through the use of the SIM

instruction, which enables or disables these interrupts by clearing or setting corresponding mask flags based on data in the accumulator. (See Figure 2-4.) You may read the status of the interrupt mask previously set by peforming a RIM instruction. Its execution loads into the accumulator the following information. (See Figure 2-5.)

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware status.
- Current interrupt enable flag status (except that immediately following TRAP, the IE flag status preceding that interrupt is loaded).
- RST 5.5, 6.5, and 7.5 interrupts pending.

RST 5.5, 6.5, and 7.5 are also subject to being enabled or disabled by the EI and DI instructions, respectively. INTR, RST 5.5, and RST 6.5 are level-sensitive, meaning that these inputs may be acknowledged by the processor when they are held at a high level. RST 7.5 is edge-sensitive, meaning that an internal flip-flop in the 8085A registers the occurrence of an interrupt the instant a rising edge appears on the RST 7.5 input line. This input need not be held high; the flip-flop will remain set until it is cleared by one of three possible actions:

 The 8085A responds to the interrupt, and sends an internal reset signal to the RST 7.5 flip-flop. (See Figure 2-6A.)

SIM — SET INTERRUPT MASK (OPCODE = 30)

CONTENTS OF ACCUMULATOR BEFORE EXECUTING SIM:




FIGURE 2-4 INTERRUPT MASKS SET USING SIM INSTRUCTION

RIM - READ INTERRUPT MASK (OPCODE = 20)

CONTENTS OF ACCUMULATOR AFTER EXECUTING RIM:




FIGURE 2-5 RIM — READ INTERRUPT MASK




FIGURE 2-6A RST 7.5 FLIP FLOP




FIGURE 2-6B TRAP INTERRUPT INPUTS

FIGURE 2-6 RST 7.5 AND TRAP INTERRUPT INPUTS

- The 8085A, before responding to the RST 7.5 interrupt, receives a RESET IN signal from an external source; this also activates the internal reset.
- The 8085A executes a SIM instruction, with accumulator bit 4 previously set to 1. (See Figure 2-4.)

The third type of hardware interrupt is TRAP. This input is not subject to any mask or interrupt enable/disable instruction. The receipt of a positive-going edge on the TRAP input triggers the processor's hardware interrupt sequence, but the pulse must be held high until acknowledged internally (see Figure 2-6B).

The sampling of all interrupts occurs on the descending edge of CLK, one cycle before the end of the instruction in which the interrupt input is activated. To be recognized, a valid interrupt must occur at least 160 ns before sampling time in the 8085A, or 150 ns in the 8085A-2. This means that to guarantee being recognized, RST 5.5 and 6.5 and TRAP need to be held on for at least 17 clock states plus 160 ns (150 for 8085A-2), assuming that the interrupt might arrive just barely too late to be acknowledged during a particular instruction, and that the following instruction might be an 18-state CALL. This timing assumes no WAIT or HOLD cycles are used.

The way interrupt masks are set and read is described in Chapter 4 under the RIM (read in-

terrupt mask) and SIM (set interrupt mask) instruction listings. Interrupt functions and their priorities are shown in the table that follows.

Name	Priority	Address (1) Branched to when inter- rupt occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled
RST 7.5	2	3CH	Rising edge (latched)
RST 6.5	3	34H	High level until sam- pled
RST 5.5	4	2CH	High level until sam- pled
INTR	5	(2)	High level until sam- pled


NOTES

- (1) In the case of TRAP and RST 5.5-7.5, the contents of the Program Counter are pushed onto the stack before the branch occurs.
- (2) Depends on the instruction that is provided to the 8085A by the 8259 or other circuitry when the interrupt is acknowledged.

2.2.8 Serial Input and Output

The SID and SOD pins help to minimize chip count in small systems by providing for easy interface to a serial port using software for timing and for coding and decoding of the data. Each time a RIM instruction is executed, the status of the SID pin is read into bit 7 of the accumulator. RIM is thus a dual-purpose instruction. (See Chapter 4.) In similar fashion, SIM is used to latch bit 7 of the accumulator out to the SOD output via an internal flip-flop, providing that bit 6 of the accumulator is set to 1. (See Figure 2-7.) Section 2.3.8 describes SID and SOD timing.

SID can also be used as a general purpose TEST input and SOD can serve as a one-bit control output.







FIGURE 2-7 EFFECT OF RIM AND SIM INSTRUCTIONS ON SERIAL DATA LINES

2.3 HOW THE MCS-85 SYSTEM WORKS

The 8085A CPU generates signals that tell peripheral devices what type of information is on the multiplexed Address/Data bus and from that point on the operation is almost identical to the MCS-80TM CPU Group. A multiplexed bus structure was chosen because it freed device pins so that more functions could be integrated on the 8085A and other components of the family. The multiplexed bus is designed to allow complete compatibility to existing peripheral

components with improved timing margins and access requirements. (See Figure 2-8.)

To enhance the system integration of MCS-85, several special components with combined memory and I/O were designed. These new devices directly interface to the multiplexed bus of the 8085A. The pin locations of the 8085A and the special peripheral components are assigned to minimize PC board area and to allow for efficient layout. The details on peripheral components are contained in subsequent paragraphs of this chapter and in Chapters 5 and 6.






FIGURE 2-8A MCS-80TM CPU GROUP

FIGURE 2-8B MCS-85TM CPU/8085A (MCS-80 COMPATIBLE FUNCTIONS)



FIGURE 2-8C MULTIPLEXED BUS TIMING

2.3.1 Multiplexed Bus Cycle Timing

The execution of any 8085A program consists of a sequence of READ and WRITE operations, of which each transfers a byte of data between the 8085A and a particular memory or I/O address. These READ and WRITE operations are the only communication between the processor and the other components, and are all that is necessary to execute any instruction or program.

Each READ or WRITE operation of the 8085A is referred to as a machine cycle. The execution of each instruction by the 8085A consists of a sequence of from one to five machine cycles, and each machine cycle consists of a minimum of from three to six clock cycles (also referred to as T states). Consider the case of the Store Accumulator Direct (STA) instruction, shown in Figure 2-9. The STA instruction causes the contents of the accumulator to be stored at the direct address specified in the second and third bytes of the instruction. During the first machine cycle (M₁), the CPU puts the contents of the program counter (PC) on the address bus and performs a MEMORY READ cycle to read from memory the opcode of the next instruction (STA). The M₁ machine cycle is also referred to as the OPCODE FETCH cycle, since it fetches the operation code of the next instruction. In the fourth clock cycle (T₄) of M₁, the CPU interprets the data read in and recognizes it as the opcode of the STA instruction. At this point the CPU knows that it must do three more machine cycles (two MEMORY READs and one MEMORY WRITE) to complete the instruction.

The 8085A then increments the program counter so that it points to the next byte of the instruction and performs a MEMORY READ machine cycle (M_2) at address (PC + 1). The accessed memory places the addressed data on the data bus for the CPU. The 8085A temporarily stores this data (which is the low-order byte of the direct address) internally in the CPU. The 8085A again increments the program counter to location (PC + 2) and reads from memory (M_3) the next byte of data, which is the high-order byte of the direct address.

At this point, the 8085A has accessed all three bytes of the STA instruction, which it must now execute. The execution consists of placing the data accessed in M_2 and M_3 on the address bus, then placing the contents of the accumulator on the data bus, and then performing a MEMORY WRITE machine cycle (M_4). When M_4 is finished, the CPU will fetch (M_1) the first byte of the next instruction and continue from there.

State Transition Sequence

As the preceding example shows, the execution of an instruction consists of a series of machine cycles whose nature and sequence is determined by the opcode accessed in the M_1




FIGURE 2-9 CPU TIMING FOR STORE ACCUMULATOR DIRECT (STA) INSTRUCTION

MACHINE CYCLE			STAT		CONTROL			
			10/M	S1	SO	ЯD	WŔ	INTA
OPCODE FETCH	(OF)		0	1	1	0	1	1
MEMORY READ	(MR)		0	1	0	0	- 1	1
MEMORY WRITE	(MW)		0	0	1	1	0	1
I/O READ	(IOR)		1	1	0	0	1	1
I/O WRITE	(IOW)		1	0	1	1	0	1
INTR ACKNOWLEDGE	(INA)		. 1	1	1	1	1	0
BUS IDLE	(BI):	DAD	0	1	0	1	1	1
		INA(RST/TRAP)	1	1	1	,	1	1
		HALT	TS	0	0	TS	TS	1

0 = Logic "0" 1 = Logic "1" TS = High Impedance X = Unspecified

FIGURE 2-10 8085A MACHINE CYCLE CHART


machine cycle. While no one instruction cycle will consist of more than five machine cycles, every machine cycle will be one of the seven types listed in Figure 2-10. These seven types of machine cycles can be differentiated by the state of the three status lines (IO/\overline{M} , S_0 , and S_1) and the three control signals (\overline{RD} , \overline{WR} , and \overline{INTA}).

Most machine cycles consist of three T states, (cycles of the CLK output) with the exception of OPCODE FETCH, which normally has either four or six T states. The actual number of states required to perform any instruction depends on the instruction being executed, the particular machine cycle within the instruction cycle, and the number of WAIT and HOLD states inserted into each machine cycle through the use of the READY and HOLD inputs of the 8085A. The state transition diagram in Figure 2-11 illustrates how the 8085A proceeds in the course of a machine cycle. The state of various status and control signals, as well as the system buses, is shown in Figure 2-12 for each of the ten possible T states that the processor can be

Figure 2-11 also shows when the READY, HOLD, and interrupt signals are sampled, and how they modify the basic instruction sequence (T_1 - T_6 and T_{WAIT}). As we shall see, the timings for each of the seven types of machine cycles are almost identical.

OPCODE FETCH (OF):

The OPCODE FETCH (OF) machine cycle is unique in that it has more than three clock cycles. This is because the CPU must interpret the opcode accessed in T_1 , T_2 , and T_3 before it can decide what to do next.



NOTE: SYMBOL DEFINITION

(ī,) <>>

- CPU STATE T. . ALL CPU STATE TRANSITIONS OCCUR ON THE FALLING EDGE OF CLK.
- A DECISION (X) THAT DETERMINES WHICH OF SEVERAL ALTERNATIVE PATHS TO FOLLOW.
- PERFORM THE ACTION X.
 - FLOWLINE THAT INDICATES THE SEQUENCE OF EVENTS.
- FLOWLINE THAT INDICATES THE SEQUENCE OF EVENTS IF CONDITION X IS TRUE.

 CC NUMBER OF CLOCK CYCLES IN THE GURRENT MACHINE
- BIMC "BUS IDLE MACHINE CYCLE" MACHINE CYCLE WHICH DOESN'T USE THE SYSTEM BUS.
- VALIDINT "VALID INTERRUPT" -- AN INTERRUPT IS PENDING THAT IS BOTH ENABLED AND UNMASKED (MASK-ING ONLY APPLIES FOR RST 5.5, 6.5, AND 7.5
- HLDA FF "INTERNAL HOLD ACKNOWLEDGE FLIP FLOP. NOTE THAT THE 8085A SYSTEM BUSES ARE 3-STATED ONE CLOCK CYCLE AFTER THE HLDA FLIP FLOP IS SET.

FIGURE 2-11 8085A CPU STATE TRANSITION

	Status & Buses				С	ontrol	
Machine State	\$1,80	IO/M	A ₈ -A ₁₅	AD ₀ -AD ₇	RD,WR	INTA	ALE
T ₁	X	X	×	×	1	. 1	1 1
T ₂	X	×	×	×	X	×	0
TWAIT	×	×	×	×	X	X	0
T ₃	X	×	×	×	×	X	0
T4	1	0.	×	TS	1	1	0
T ₅	1	0.	×	TS	1	1	0
Т6	1	0.	×	TS	1	1	0
TRESET	×	TS	TS	TS	TS	1	0
THALT	0	TS	TS	TS	TS	1	0
THOLD	X	TS	TS	TS	TS	1	0

0 = Logic "0" 1 = Logic "1" TS = High Impedance X = Unspecified

FIGURE 2-12 8085A MACHINE STATE CHART

Figure 2-13 shows the timing relationships for an OF machine cycle. The particular instruction illustrated is DCX, whose timing for OF differs from other instructions in that it has six T states, while some instructions require only four T states for OF. In this discussion, as well as the following discussions, only the relative timing of the signals will be discussed; for the actual timings, refer to the data sheets of the individual parts in Chapters 5 and 6.

The first thing that the 8085A does at the beginning of every machine cycle is to send out three status signals (IO/\overline{M} , S1, S0) that define what type of machine cycle is about to take place. The IO/\overline{M} signal identifies the machine cycle as being either a memory reference or input/output operation. The S1 status signal identifies whether the cycle is a READ or WRITE operation. The S0 and S1 status signals can be used together (see Figure 2-10) to identify READ, WRITE, or OPCODE FETCH machine cycles as well as the HALT state. Referring to Figure 2-13, the 8085A will send out $IO/\overline{M} = 0$, S1 = 1, S0 = 1at the beginning of the machine cycle to identify it as a READ from a memory location to obtain an opcode; in other words, it identifies the machine cycle as an OPCODE FETCH cycle.

The 8085A also sends out a 16-bit address at the beginning of every machine cycle to identify the particular memory location or I/O port that the machine cycle applies to. In the case of an OF cycle, the contents of the program counter is placed on the address bus. The high order byte (PCH) is placed on the A8-A15 lines, where it will stay until at least T4. The low order byte (PCL) is placed on the AD₀-AD₇ lines, whose three-state drivers are enabled if not found already on. Unlike the upper address lines, however, the information on the lower address lines will remain there for only one clock cycle, after which the drivers will go to their high impedance state. indicated by a dashed line in Figure 2-13. This is necessary because the AD₀-AD₇ lines are time mulitplexed between the address and data buses. During T₁ of every machine cycle, AD₀-AD7 output the lower 8-bits of address after which AD₀-AD₇ will either output the desired data for a WRITE operation or the drivers will float (as is the case for the OF cycle), allowing the external device to drive the lines for a READ operation.

Since the address information on AD_0 - AD_7 is of a transitory nature, it must be latched either internally in special multiplexed-bus components like the 8155 or externally in parts like the 8212 8-bit latch. (See Chapter 3.) The 8085A provides a special timing signal, ADDRESS LATCH ENABLE (ALE), to facilitate the latching of A_0 - A_7 ; ALE is present during T_1 of every machine cycle.

After the status signals and address have been sent out and the ADo-AD7 drivers have been disabled, the 8085A provides a low level on RD to enable the addressed memory device. The device will then start driving the AD₀-AD₇ lines; this is indicated by the dashed line turning into a solid line in Figure 2-13. After a period of time (which is the access time of the memory) valid data will be present on AD₀-AD₇. The 8085A during T₃ will load the memory data on AD₀-AD₇ into its instruction register and then raise RD to the high level, disabling the addressed memory device. At this point, the 8085A will have finished accessing the opcode of the instruction. Since this is the first machine cycle (M₁) of the instruction, the CPU will automatically step to T_4 , as shown in Figure 2-11.

During T_4 , the CPU will decode the opcode in the instruction register and decide whether to enter T_5 on the next clock or to start a new machine cycle and enter T_1 . In the case of the DCX instruction shown in Figure 2-13, it will enter T_5 and then T_6 before going to T_1 .

[†]ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

^{*} IO/\overline{M} = 1 during T₄-T₆ states of RST and INA cycles.




FIGURE 2-13 OPCODE FETCH MACHINE CYCLE (OF DCX INSTRUCTION)

During T₅ and T₆, of DCX, the CPU will decrement the designated register. Since the A8-A15 lines are driven by the address latch circuits, which are part of the incrementer/decrementer logic, the A₈-A₁₅ lines may change during T₅ and T₆. Because the value of A₈-A₁₅ can vary during T₄-T₆, it is most important that all memory and I/O devices on the system bus qualify their selection with RD. If they don't use RD, they may be spuriously selected. Moreover, with a linear selection technique (Chapter 3), two or more devices could be simultaneously enabled, which could be potentially damaging. The generation of spurious addresses can also occur momentarily at address bus transitional periods in T₁. Therefore, the selection of all memory and I/O devices must be qualified with RD or WR. Many new memory devices like the 8155 and 8355 have the RD input that internally is used to enable the data bus outputs, removing the need for externally qualifying the chip enable input with RD.

Figure 2-14 is identical to Figure 2-13 with one exception, which is the use of the READY line. As we can see in Figure 2-11, when the CPU is in T_2 , it examines the state of the READY line. If the READY line is high, the CPU will proceed to T_3 and finish executing the instruction. If the READY line is low, however, the CPU will enter T_{WAIT} and stay there indefinitely until READY goes high. When the READY line does go high, the CPU will exit T_{WAIT} and enter T_3 , in order to complete the machine cycle. As shown in

Figure 2-14, the external effect of using the READY line is to preserve the exact state of the processor signals at the end of T_2 for an integral number of clock periods, before finishing the machine cycle. This "stretching" of the system timing has the further effect of increasing the allowable access time for memory or I/O devices. By inserting T_{WAIT} states, the 8085A can accommodate even the slowest of memories. Another common use of the READY line is to singe-step the processor with a manual switch.

2.3.2 Read Cycle Timing MEMORY READ (MR):

Figure 2-15 shows the timing of two successive MEMORY READ (MR) machine cycles, the first without a T_{WAIT} state and the second with one T_{WAIT} state. The timing during T_1 - T_3 is absolutely identical to the OPCODE FETCH machine cycle, with the exception that the status sent out during T_1 is $IO/\overline{M}=0$, S1=1, S0=0, identifying the cycles as a READ from a memory location. This differs from Figure 2-13 only in that S0=1 for an OF cycle, identifying that cycle as an OPCODE FETCH operation. Otherwise, the two cycles are identical during T_1 - T_3 .

A second difference occurs at the end of T_3 . As shown in Figure 2-11, the CPU always goes to T_4 from T_3 during M_1 , which is always an OF cycle. During all other machine cycles, the CPU will always go from T_3 to T_1 of the next machine cycle.




FIGURE 2-14 OPCODE FETCH MACHINE CYCLE WITH ONE WAIT STATE




FIGURE 2-15 MEMORY READ (OR I/O READ) MACHINE CYCLES (WITH AND WITHOUT WAIT STATES)

The memory address used in the OF cycle is always the contents of the program counter, which points to the current instruction, while the address used in the MR cycle can have several possible origins. Also, the data read in during an MR cycle is placed in the appropriate register, not the instruction register.

I/O READ (IOR):

Figure 2-15 also shows the timing of two successive I/O READ (IOR) machine cycles, the first without a T_{WAIT} state. As is readily apparent, the timing of an IOR cycle is identical to the timing of an MR cycle, with the exception of $IO/\overline{M}=0$ for MR and $IO/\overline{M}=1$ for IOR; recall that IO/\overline{M} status signal identifies the address of the current machine cycle as selecting either a memory location or an I/O port. The address used in the IOR cycle comes from the second byte (Port No.) of an INPUT instruction. Note that the I/O port address is duplicated onto both $AD_0\text{-}AD_7$ and $A_8\text{-}A_{15}$. The IOR cycle can occur only as the third machine cycle of an INPUT instruction.

Note that the READY signal can be used to generate T_{WAIT} states for I/O devices as well as memory devices. By gating the READY signal with the proper status lines, one could generate T_{WAIT} states for memory devices only or for I/O devices only. By gating in the address lines, one can further qualify T_{WAIT} state generation by the particular devices being accessed.

2.3.3 WRITE Cycle Timing MEMORY WRITE (MW):

Figure 2-16 shows the timing for two successive MEMORY WRITE (MW) machine cycles, the first without a T_{WAIT} state, and the second with one T_{WAIT} state. The 8085A sends out the status during T_1 in a similar fashion to the OF, MR and IOR cycles, except that $IO/\overline{M}=0$, S1=0, and S0=1, identifying the current machine cycle as being a WRITE operation to a memory location.

The address is sent out during T₁ in an identical manner to MR. However, at the end of T₁, there is a difference. While the AD₀-AD₇ drivers were disabled during T2-T3 of MR in expectation of the addressed memory device driving the AD₀-AD7 lines, the drivers are not disabled for MW. This is because the CPU must provide the data to be written into the addressed memory location. The data is placed on AD₀-AD₇ at the start of T₂. The WR signal is also lowered at this time to enable the writing of the addressed memory device. During T2, the READY line is checked to see if a Twalt state is required. If READY is low. T_{WAIT} states are inserted until READY goes high. During T_3 , the \overline{WR} line is raised, disabling the addressed memory device and thereby terminating the WRITE operation. The contents of the address and data lines are not changed until the next T₁, which directly follows.

Note that the data on AD₀-AD₇ is not guaranteed to be stable before the falling edge




FIGURE 2-16 MEMORY WRITE (OR I/O WRITE) MACHINE CYCLES (WITH AND WITHOUT WAIT STATES)

of \overline{WR} . The AD₀-AD₇ lines are guaranteed to be stable both before and after the rising edge of \overline{WR} .

I/O WRITE (IOW):

As Figure 2-16 shows, the timing for an I/O WRITE (IOW) machine cycle is the same as an MW machine cycle except that $IO/\overline{M}=0$ during the MW cycle and $IO/\overline{M}=$ during the IOW cycle. As with the IOR cycle discussed previously, the address used in an IOW cycle is the I/O port number which is duplicated on both the high and low bytes of the address bus. In the case of IOW, the port number comes from the second byte of an OUTPUT instruction as the instruction is executed.

2.3.4 Interrupt Acknowledge (INA) Timing

Figures 2-17 and 2-18 (a continuation of 2-17) depict the course of action the CPU takes in response to a high level on the INTR line if the INTE FF (interrupt enable flip-flop) has been set

by the EI instruction. The status of the TRAP and RST pins as well as INTR is sampled during the second clock cycle before $M_1 \cdot T_1$. If INTR was the only valid interrupt and if INTE FF is set, then the CPU will reset INTE FF and then enter an INTERRUPT ACKNOWLEDGE (INA) machine cycle. The INA cycle is identical to an OF cycle with two exceptions. INTA is sent out instead of \overline{RD} . Also, $IO/\overline{M}=1$ during INA, whereas $IO/\overline{M}=0$ for OF. Although the contents of the program counter are sent out on the address lines, the address lines can be ignored.

When INTA is sent out, the external interrupt logic must provide the opcode of an instruction to execute. The opcode is placed on the data bus and read in by the processor. If the opcode is the first byte of a multiple-byte instruction, additional INTA pulses will be provided by the 8085A to clock in the remaining bytes. RESTART and CALL instructions are the most




FIGURE 2-17 INTERRUPT ACKNOWLEDGE MACHINE CYCLES (WITH CALL INSTRUCTION IN RESPONSE TO INTR)

logical choices, since they both force the processor to push the contents of the program counter onto the stack before jumping to a new location. In Figure 2-17 it is assumed that a CALL opcode is sent to the CPU during M_1 . The CALL opcode could have been placed there by a device like the 8259 programmable interrupt controller.

After receiving the opcode, the processor then decodes it and determines, in this case, that the CALL instruction requires two more bytes. The CPU therefore performs a second INA cycle (M_2) to access the second byte of the instruction from the 8259. The timing of this cycle is identical to M_1 , except that it has only three T states. M_2 is followed by another INA cycle (M_3) to access the third byte of the CALL instruction from the 8259.

Now that the CPU has accessed the entire instruction used to acknowledge the interrupt, it will execute that instruction. Note that any instruction could be used (except EI or DI, the instructions which enable or disable interrupts), but the RESTART and CALL instructions are the most logical choices. Also notice that the CPU inhibited the incrementing of the program counter (PC) during the three INA cycles, so that the correct PC value can be pushed onto the stack during M_4 and $M_5. \,$

During M_4 and M_5 , the CPU performs MEMORY WRITE machine cycles to write the upper and then lower bytes of the PC onto the top of the stack. The CPU then places the two bytes accessed in M_2 and M_3 into the lower and upper bytes of the PC. This has the effect of jumping the execution of the program to the location specified by the CALL instruction.




FIGURE 2-18 INTERRUPT ACKNOWLEDGE MACHINE CYCLES (WITH CALL INSTRUCTION IN RESPONSE TO INTR)

2.3.5 Bus Idle (BI) and HALT State

Most machine cycles of the 8085A are associated with either a READ or WRITE operation. There are two exceptions to this rule. The first exception takes place during M_2 and M_3 of the DAD instruction. The 8085A requires six internal T states to execute a DAD instruciton, but it is not desirable to have M_1 be ten (four normal plus six extra) states long. Therefore, the CPU generates two extra machine cycles that do not access either the memory or the I/O. These cycles are referred to as BUS IDLE (BI) machine cycles. In the case of DAD, they are identical to MR cycles except that RD remains high and ALE is not generated. Note that READY is ignored during M_2 and M_3 of DAD.

The other time when the BUS IDLE machine cycle occurs is during the internal opcode generation for the RST or TRAP interrupts. Figure 2-19 illustrates the BI cycle generated in response to RST 7.5. Since this interrupt is rising-edgetriggered, it sets an internal latch; that latch is sampled at the falling edge of the next to the last T-state of the previous instruction. At this point the CPU must generate its own internal RESTART instruction which will (in subsequent machine cycles) cause the processor to push the program counter on the stack and to vector to location 3CH. To do this, it executes an OF machine cycle without issuing RD, generating the RESTART opcode instead. After M1, the CPU continues execution normally in all respects except that the state of the READY line is ignored during the BI cycle.




FIGURE 2-19 RST 7.5 BUS IDLE MACHINE CYCLE

Figure 2-20 illustrates the BI cycle generated in response to RST 7.5 when a HALT instruction has just been executed and the CPU is in the $T_{\rm HALT}$ state, with its various signals floating. There are only two ways the processor can completely exit the $T_{\rm HALT}$ state, as shown in Figure 2-11. The first way is for RESET to occur, which always forces the 8085A to $T_{\rm RESET}$. The second way to exit $T_{\rm HALT}$ permanently is for a valid interrupt to occur, which will cause the CPU to disable further interrupts by resetting INTE FF, and to then proceed to $M_1 \bullet T_1$ of the next instruction. When the HOLD input is activated, the CPU will exit $T_{\rm HALT}$ for the duration of $T_{\rm HOLD}$ and then return to $T_{\rm HALT}$.

In Figure 2-20 the RST 7.5 line is pulsed during T_{HALT} . Since RST 7.5 is a rising-edge-triggered interrupt, it will set an internal latch which is sampled during CLK = "1" of every T_{HALT} state (as well as during CLK = "1" two T states before any $M_1 \cdot T_1$.) The fact that the latched interrupt was high (assuming that INTE FF = 1 and the RST 7.5 mask = 0) will force the CPU to exit the T_{HALT} state at the end of the next CLK period, and to enter $M_1 \cdot T_1$.

This completes our analysis of the timing of each of the seven types of machine cycles.




FIGURE 2-20 HALT STATE AND BUS IDLE MACHINE CYCLE RST 7.5 TERMINATES THALT STATE

2.3.6 HOLD and HALT States

The 8085A uses the T_{HOLD} state to momentarily cease executing machine cycles, allowing external devices to gain control of the bus and peform DMA cycles. The processor internally latches the state of the HOLD line and the unmasked interrupts during CLK = "1" of every T_{HALT} state. If the internal latched HOLD signal is high during CLK = "1" of any T_{HALT} state, the CPU will exit T_{HALT} and enter T_{HOLD} on the following CLK = "1". As shown in Figure 2-21 this will occur even if a valid interrupt occurs simultaneously with the HOLD signal.

The state of the HOLD and the unmasked interrupt lines is latched internally during CLK = 1 of each T_{HOLD} state as well as during T_{HALT} states. If the internal latched HOLD signal is low during CLK = 1, the CPU will exit T_{HOLD} and enter T_{HALT} on the following CLK = 1.

The 8085A accepts the first unmasked, enabled interrupt sampled; thereafter, all interrupt sampling is inhibited. The interrupt thus accepted will inevitably be executed when the CPU exits the HOLD state, even at the expense of holding off higher-priority interrupts (including TRAP). (See Figure 2-22.)

When the CPU is not in T_{HALT} or T_{HOLD} , it internally latches the HOLD line only during CLK = 1 of the last state before T_3 (T_2 or T_{WAIT}) and during CLK = 1 of the last state before T_5 (T_4 of a six T-state M_1). If the internal latched HOLD signal is high during the next CLK = 1, the CPU will enter T_{HOLD} after the following clock. When the CPU is not in T_{HALT} or T_{HOLD} , it will internally latch the state of the unmasked interupts only during CLK of the next to the last state before each $M_1 \cdot T_1$.




FIGURE 2-21 HOLD VS INTERRUPT - NON HALT




FIGURE 2-22 8085A HOLD VS INTERRUPTS — HALT MODE

2.3.7 Power On and RESET IN

The 8085A employs a special internal circuit to increase its speed. This circuit, which is called a substrate bias generator, creates a negative voltage which is used to negatively bias the substrate. The circuit employs an oscillator and a charge pump which require a certain amount of time after POWER ON to stabilize. (See Figure 2-23.)

Taking this circuit into account, the 8085A is not guaranteed to work until 10 ms after $V_{\rm CC}$ reaches 4.75V. For this reason, it is suggested that RESET IN be kept low during this period. Note that the 10 ms period does not include the time it takes for the power supply to reach its 4.75V level — which may be milliseconds in some systems. A simple RC network (Figure 3-6) can satisfy this requirement.

The RESET IN line is latched every CLK = 1. This latched signal is recognized by the CPU during CLK = 1 of the next T state. (See Figure 2-24.) If it is low, the CPU will issue RESET OUT and enter T_{HALT} for the next T state. RESET IN should be kept low for a minimum of three clock periods to ensure proper synchronization of the CPU. When the RESET IN signal goes high, the

CPU will enter $M_1 \cdot T_1$ for the next T state. Note that the various signals and buses are floated in T_{RESET} as well as T_{HALT} and T_{HOLD} . For this reason, it is desirable to provide pull-up resistors for the main control signals (particularly \overline{WR}).

Specifically, the RESET IN signal causes the following actions:

SETS

RST 5.5 MASK

RST 6.5 MASK

RST 7.5 MASK

RESETS

PROGRAM COUNTER
INSTRUCTION REGISTER
INTE FF
RST 7.5 FF
TRAP FF
SOD FF
MACHINE STATE FF'S
MACHINE CYCLE FF'S
INTERNALLY LATCHED
FF'S for HOLD, INTR,
and READY

RESET IN does not explicitly change the contents of the 8085A registers (A, B, C, D, E, H, L) and the condition flags, but due to RESET IN occurring at a random time during instruction execution, the results are indeterminate.




FIGURE 2-23 POWER-ON TIMING




FIGURE 2-24 RESET IN TIMING

Following RESET, the 8085A will start executing instructions at location 0 with the interrupt system disabled, as shown in Figure 2-24.

Figure 2-24 also shows READ and WRITE operations being terminated by a RESET signal. Note that a RESET may prematurely terminate any READ or WRITE operation in process when the RESET occurs.

2.3.8 SID and SOD Signals:

Figure 2-25 shows the timing relationship of the SID and SOD signals to the RIM and SIM instructions. The 8085A has the ability to read the SID line into the accumulator bit 7 using RIM instructions. The state of the SID line is latched internally during $T_3 \cdot CLK = 0$ of the RIM instruction. Following this, the state of the interrupt pins and masks are also transferred directly to the accumulator.

The 8085A can set the SOD flip-flop from bit 7 of the accumulator using the SIM instruction. (See Figure 2-26.) The data is transferred from the accumulator bit 7 to SOD during $M_1 \cdot T_2 \cdot CLK = 0$ of the instruction following SIM, assuming that accumulator bit 6 is a 1. Accumulator bit 6 is a "serial output enable" bit.





FIGURE 2-25 RELATIONSHIP OF SID AND SOD SIGNALS TO RIM AND SIM INSTRUCTIONS





EFFECT OF SIM INSTRUCTION





FIGURE 2-26 EFFECT OF RIM AND SIM INSTRUCTIONS

2.4 COMPARISON OF MCS-80 AND MCS-85 SYSTEM BUSES

This section compares the MCS-80 bus with the MCS-85 bus. Figure 2-28 details the signals and general timing of the two buses; the timing diagrams are drawn to the same scale (8080A clock cycle = 480 ns and 8085A clock cycle = 320 ns) to facilitate comparison.

MCS-80™ System Bus

The MCS-80 bus is terminated on one end by the CPU-GROUP (consisting of the 8080A, 8224, 8228) and on the other end by the various memory and I/O circuits. The following figure shows the major signals of the MCS-80 bus.



MCS-85™ System Bus

The MCS-85 bus is terminated on one end by the 8085A and the other end by various memory and I/O devices. The MCS-85 bus may be optionally de-multiplexed with an 8212 eight bit latch to provide an MCS-80 type bus. The following figure shows the major signals of the MCS-85 bus.





FIGURE 2-27 COMPARISON OF SYSTEM BUSES

bus identify a memory or location for a data transcoperation. D ₀ -D ₇ The 8 lines of the data transfer of data betwee two devices. MEMR, MEMW, IOR, IOW, INTA MEMORY READ, MEMOW WRITE, I/O READ, I/O WRITE, I/O READ	Bus	MCS-85™ System	Bus
SIGNAL(S) FUNCTION A ₀ -A ₁₅ The 16 lines of the address bus identify a memory or I/O		SIGNAL(S)	FUNCTION
	•	A ₈ -A ₁₅	These are the high order eight bits of the address, and are used to identify a memory or I/O location for a data transfer cycle.
	are used for the parallel transfer of data between two devices.	AD ₀ -AD ₇	These eight lines serve a dual function. During the beginning of a data transfer operation, these lines carry
	These five control lines (MEMORY READ, MEMORY WRITE, I/O READ, I/O WRITE, and INTERRUPT ACKNOWLEDGE) identify the type and timing of a data transfer operation.		the low order eight bits of the address bus. During the remainder of the cycle, these lines are used for the parallel transfer of data be- tween two devices.
HOLD, HLDA	These signals are used for the synchronization of slow	RD, WR, INTA	These signals identify the type and timing of a data transfer cycle.
4 - (-),	reset, DMA, sytem timing,	10/М	The I/O/MEMORY line identifies a data transfer as being in the I/O address space or the memory address space.
		ALE	ADDRESS LATCH ENABLE enables the latching of the A ₀ -A ₇ signals.
		READY, RESET OUT, HOLD, HLDA, CLK, INTR	These signals are used for the synchronization of slow speed memories, system reset, DMA, system timing and CPU interrupt.

FIGURE 2-28 COMPARISON OF SYSTEM BUSES

MCS-80™ System Bus for READ CYCLE


The basic timing of the MCS-80 BUS for a READ CYCLE is as follows:



The MCS-80 first presents the address ① and shortly thereafter the control signal ②. The data bus, which was in the high impedance state, is driven by the selected device ③. The selected device eventually presents the valid data to the processor ④. The processor raises the control signal ⑤, which causes the selected device to put the data bus in the high impedance state ⑥. The processor then changes the address ⑦ for the start of the next data transfer.

MCS-80™ System Bus for WRITE CYCLE


The basic timing of the MCS-80 BUS for a WRITE CYCLE is as follows:



The MCS-80 first presents the address ①, then enables the data bus driver ②, and later presents the data ③. Shortly thereafter, the MCS-80 drops the control signal ④ for an interval of time and then raises the signal ⑤. The MCS-80 then changes the address ⑥ in preparation for the next data transfer. The advance write signal of the 8238 is also shown ⑦.

MCS-85™ System Bus for READ CYCLE


The basic timing of the MCS-85 BUS for a READ CYCLE is as follows:



At the beginning of the READ cycle, the 8085A sends out all 16 bits of address 1. This is followed by ALE 2 which causes the lower eight bits of address to be latched in either the 8155/56, 8355, 8755A, or in an external 8212. RD is then dropped 3 by the 8085A. The data bus is then tri-stated by the 8085A in preparation for the selected device driving the bus 4; the selected device will continue to drive the bus with valid data 6, until RD is raised 6 by the 8085A. At the end of the READ CYCLE 7, the address and data lines are changed in preparation for the next cycle.

MCS-85™ System Bus for WRITE CYCLE

The basic timing of the MCS-85 BUS for a WRITE CYCLE is as follows:



The timing of the WRITE CYCLE is identical to the MCS-85 READ CYCLE with the exception of the AD $_0$ -AD $_7$ lines. At the-beginning of the cycle ①, the low order eight bits of address are on AD $_0$ -AD $_7$. After ALE drops, the eight bits of data ② are put on AD $_0$ -AD $_7$. They are removed ③ at the end of the WRITE CYCLE, in anticipation of the next data transfer.

FIGURE 2-28 (Continued) COMPARISON OF SYSTEM BUSES

The following observations of the two buses can be made:

- The access times from address leaving the processor to returning data are almost identical, even though the 8085A is operating 50% faster than the 8080.
- With the addition of an 8212 latch to the 8085A, the basic timings of the two systems are very similar.
- The 8085A has more time for address setup to RD than the 8080.
- The MCS-80 has a wider RD signal, but a narrower WR signal than the 8085A.
- The MCS-80 provides stable data setup to the leading and trailing edges of WR, while the 8085 provides stable data setup to only the trailing edge of WR.
- The MCS-80 control signals have different widths and occur at different points in the machine cycle, while the 8085A control signals have identical timing.
- While not shown on the chart, the MCS-80 data and address hold times are adversely affected by the processor preparing to enter the HOLD state. The 8085A has identical timing regardless of entering HOLD.
- Also not shown on the chart is the fact that all output signals of the 8085A have - 400μa of source current and 2.0 ma of sink current. The 8085A also has input voltage levels of V_{IL} = 0.8V and V_{IH} = 2.0V.

CONCLUSION:

The preceding discussion has clearly shown that the MCS-85 bus satisfies the two restrictions of COMPATIBILITY and SPEED. It is compatible because it requires only an 8212 latch to generate an MCS-80 type bus. If the four control signals MEMR, MEMW, IOR and IOW are desired, they can be generated from RD, WR,

and IO/M with a decoder or a few gates. The MCS-85 bus is also fast. While running at 3MHz, the 8085A generates better timing signals than the MCS-80 does at 2MHz. Furthermore, the multiplexed bus structure doesn't slow the 8085A down, because it is using the internal states to overlap the fetch and execution portions of different machine cycles. Finally, the MCS-85 can be slowed down or sped up considerably, while still providing reasonable timing.

TO USE. The RD, WR, and INTA control signals all have identical timing, which isn't affected by the CPU preparing to enter the HOLD state. Furthermore, the address and data bus have good setup and hold times relative to the control signals. The voltage and current levels for the interface signals will all drive buses of up to 40 MOS devices, or 1 schottky TTL device.

The MCS-85 system bus is also EFFICIENT. Efficiency is the reason that the lower eight address lines are multiplexed with the data bus. Every chip that needs to use both A₀-A₇ and D₀-D₇ saves 7 pins (the eighth pin is used for ALE) on the interface to the processor. That means that 7 more pins per part are available to either add features to the part or to use a smaller package in some cases. In the three chip system shown in Figure 3-6, the use of the MCS-85 bus saves $3 \times 7 = 21$ pins, which are used for extra I/O and interrupt lines. A further advantage of the MCS-85 bus is apparent in Figure 3-7, which shows a printed circuit layout of the circuit in Figure 3-6. The reduced number of pins and the fact that compatible pinouts were used, provides for an extremely compact, simple, and efficient printed circuit. Notice that great care was taken when the pinouts were assigned to ensure that the signals would flow easily from chip to chip to chip.

APPENDIX C

8085 Instruction Set

The following pages are reprinted with the permission of Intel Corporation.

8085A INSTRUCTION SET

5.1 WHAT THE INSTRUCTION SET IS

A computer, no matter how sophisticated, can do only what it is instructed to do. A program is a sequence of instructions, each of which is recognized by the computer and causes it to perform an operation. Once a program is placed in memory space that is accessible to your CPU, you may run that same sequence of instructions as often as you wish to solve the same problem or to do the same function. The set of instructions to which the 8085A CPU will respond is permanently fixed in the design of the chip.

Each computer instruction allows you to initiate the performance of a specific operation. The 8085A implements a group of instructions that move data between registers, between a register and memory, and between a register and an I/O port. It also has arithmetic and logic instructions, conditional and unconditional branch instructions, and machine control instructions. The CPU recognizes these instructions only when they are coded in binary form.

5.2 SYMBOLS AND ABBREVIATIONS:

The following symbols and abbreviations are used in the subsequent description of the 8085A instructions:

SYMBOLS	MEANING	RP
accumulator	Register A	
addr	16-bit address quantity	
data	8-bit quantity	
data 16	16-bit data quantity	
byte 2	The second byte of the instruc- tion	
byte 3	The third byte of the instruction	rh
port	8-bit address of an I/O device	rl
r,r1,r2	One of the registers A,B,C, D,E,H,L	

DDD.SSS

rp

The bit pattern designating one of the registers A,B,C,D, E,H,L (DDD = destination, SSS = source):

DDD or SSS	REGISTER NAME
111	Α
000	В
001	С
010	D
011	Ε
100	Н
101	L

One of the register pairs:

B represents the B,C pair with B as the high-order register and C as the low-order register;

D represents the D,E pair with D as the high-order register and E as the low-order register;

H represents the H,L pair with H as the high-order register and L as the low-order register;

SP represents the 16-bit stack pointer register.

The bit pattern designating one of the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

The first (high-order) register of a designated register pair.

The second (low-order) register of a designated

register pair.

PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
SP	16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).
r _m	Bit m of the register r (bits are number 7 through 0 from left to right).
LABEL	16-bit address of subroutine.
	The condition flags:
Z	Zero
S	Sign
Р	Parity
CY	Carry
AC	Auxiliary Carry
()	The contents of the memory location or registers enclosed in the parentheses.
•	"Is transferred to"
\wedge	Logical AND
∀	Exclusive OR
\wedge	Inclusive OR
+	Addition
+ - •	Two's complement subtraction
*	Multiplication
↔	"Is exchanged with"
	The one's complement (e.g., $\overline{(A)}$)
n	The restart number 0 through 7
NNN	The binary representation 000 through 111 for restart number 0 through 7 respectively.
The instruction	ant annualements to a detailed

The instruction set encyclopedia is a detailed description of the 8085A instruction set. Each instruction is described in the following manner:


- The MCS-85 macro assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the first line.
- The name of the instruction is enclosed in parentheses following the mnemonic.
- The next lines contain a symbolic description of what the instruction does.
- 4. This is followed by a narrative description of the operation of the instruction.

- The boxes describe the binary codes that comprise the machine instruction.
- 6. The last four lines contain information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a conditional jump, both times are listed, separated by a slash. Next, data addressing modes are listed if applicable. The last line lists any of the five flags that are affected by the execution of the instruction.

5.3 INSTRUCTION AND DATA FORMATS

Memory used in the MCS-85 system is organized in 8-bit bytes. Each byte has a unique location in physical memory. That location is described by one of a sequence of 16-bit binary addresses. The 8085A can address up to 64K (K=1024, or 2^{10} ; hence, 64K represents the decimal number 65,536) bytes of memory, which may consist of both random-access, read-write memory (RAM) and read-only memory (ROM), which is also random-access.


Data in the 8085A is stored in the form of 8-bit binary integers:




When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8085A, BIT 0 is referred to as the **Least Significant Bit (LSB)**, and BIT 7 (of an 8-bit number) is referred to as the **Most Significant Bit (MSB)**.

An 8085A program instruction may be one, two or three bytes in length. Multiple-byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instruction. The exact instruction format will depend on the particular operation to be executed.

Single Byte Instructions





5.4 ADDRESSING MODES:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8085A has four different modes for addressing data stored in memory or in registers:

- Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the loworder bits of the address are in byte 2, the high-order bits in byte 3).
- · Register The instruction specifies the register or register pair in which the data is located.
- Register Indirect The instruction specifies a register pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair the low-order bits in the second).
- Immediate The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch institution, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

 Direct — The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.)

• Register Indirect - The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the loworder bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

5.5 CONDITION FLAGS:

There are five condition flags associated with the execution of instructions on the 8085A. They are Zero, Sign, Parity, Carry, and Auxiliary Carry. Each is represented by a 1-bit register (or flip-flop) in the CPU. A flag is set by forcing the bit to 1; it is reset by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0, this flag is set;

otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the

value 1, this flag is set; other-

wise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0, (i.e., if the result has even parity), this flag is set; other-

wise it is reset (i.e., if the result has odd parity).

If the instruction resulted in a Carry: carry (from addition), or a borrow (from subtraction or a comparison) out of the high-order

bit, this flag is set; otherwise it is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the aux-

iliary carry is set; otherwise it is reset. This flag is affected by single-precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator)

instruction.

5.6 INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

- 1. Data Transfer Group Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
- 2. Arithmetic Group Adds, subtracts, increments, or decrements data in registers or memory. (See page 5-13.)
- 3. Logic Group ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 5-16.)
- 4. Branch Group Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 5-20.)
- 5. Stack, I/O, and Machine Control Group - Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 5-22.)


The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intellec® development systems.

5.6.1 Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register) $(r1) \leftarrow (r2)$

The content of register r2 is moved to register r1.



Cycles:

States:


4 (8085), 5 (8080)

Addressing: register Flags: none

MOV r. M (Move from memory)

 $(r) \leftarrow ((H) (L))$

The content of the memory location, whose address is in registers H and L, is moved to register r.



2 Cycles:


7 States:

reg. indirect Addressing: Flags: none

MOV M, r (Move to memory)

 $((H))(L)) \leftarrow (r)$

The content of register r is moved to the memory location whose address is in registers H and L.



2 Cycles: States:

Addressing:


reg. indirect

Flags: none

MVI r. data (Move Immediate)

 $(r) \leftarrow (byte 2)$

The content of byte 2 of the instruction is moved to register r.



Cycles: States:

2


Addressing:

Flags:

immediate none

(Move to memory immediate) MVI M, data ((H)(L)) - (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles: States:

3 10

Addressing:

immed./reg. indirect

Flags:


none

LXI rp, data 16 (Load register pair immediate)

 $(rh) \leftarrow (byte 3),$

(rl) - (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles: States: 10

Addressing:


immediate

Flags: none

LDA addr (Load Accumulator direct)

(A) - ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.



Cycles: States: 13

Addressing:


Flags:

direct none

STA addr (Store Accumulator direct)

((byte 3)(byte 2)) - (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.



Cycles: States:

13

Addressing:

direct

Flags:


none

LHLD addr (Load H and L direct)

(L) - ((byte 3)(byte 2))

 $(H) \leftarrow ((bvte 3)(bvte 2) + 1)$

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles:

5

States:

16

Addressing: Flags:


direct none

SHLD addr (Store H and L direct)

((byte 3)(byte 2)) ← (L)

((byte 3)(byte 2) + 1) - (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Cycles: States:

5 16

Addressing:

direct

Flags:

none

LDAX rp (Load accumulator indirect) $(A) \leftarrow ((rp))$

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D(registers D and E) may be specified.




Cycles: 2 States:

Addressing: reg. indirect

Flags: none

STAX rp (Store accumulator indirect) $((rp)) \leftarrow (A)$

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.



Cycles:

7 States:


Addressing: reg. indirect Flags: none

XCHG

(Exchange H and L with D and E)

 $(H) \leftrightarrow (D)$ (L) ↔ (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles:

States:

Addressing: Flags:

register none

5.6.2 Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the stan-

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

 $(A) \leftarrow (A) + (r)$

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



Cycles:

States:


Addressing: register

Flags: Z,S,P,CY,AC

ADD M (Add memory)

(A) - (A) + ((H) (L))

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.



2 Cycles: States:

Addressing:


reg. indirect

Flags: Z,S,P,CY,AC

ADI data (Add immediate)

 $(A) \leftarrow (A) + (byte 2)$

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles:

States: Addressina: Flags:

immediate Z,S,P,CY,AC

ADC r (Add Register with carry)

(A) - (A) + (r) + (CY)

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.

7



Cycles: States:

Addressing:

register


Flags:

Z,S,P,CY,AC

ADC M (Add memory with carry)

 $(A) \leftarrow (A) + ((H)(L)) + (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.



Cycles:

States:

Addressing: Flags: Z,Š,P,CY,AC


reg. indirect

(Add immediate with carry)

(A) - (A) + (byte 2) + (CY)

ACI data


The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.



Cycles:


States: Addressing: immediate Flags:

Z,S,P,CY,AC



 $(A) \leftarrow (A) - (r)$

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles:


1

States: Addressing:

register Flags: Z,Š,P,CY,AC SUB M (Subtract memory)

(A) - (A) - ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles:

States:


reg. indirect Addressing: Z,Š,P,CY,AC

Flags:

SUI data (Subtract immediate)

 $(A) \leftarrow (A) - (byte 2)$

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 7 States:

Addressing: immediate Flags: Z,S,P,CY,AC

SBB r (Subtract Register with borrow) $(A) \leftarrow (A) - (r) - (CY)$

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles:


States: Addressing: register

Flags: Z,S,P,CY,AC

(Subtract memory with borrow) SBB M

 $(A) \leftarrow (A) - ((H) (L)) - (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles:

Addressing: reg. indirect Flags: Z,S,P,CY,AC


2 7 States:

(Subtract immediate with

borrow) $(A) \leftarrow (A) - (byte 2) - (CY)$

SBI data

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 2

7 States:

Addressing: immediate Flags: Z,S,P,CY,AC

INR r (Increment Register)

(r) - (r) + 1The content of register r is incremented by one. Note: All condition flags except CY are affected.




Cycles: States:

4 (8085), 5 (8080)

Addressing: register Flags: Z,S,P,AC INR M (Increment memory)

 $((H)(L) \leftarrow ((H)(L)) + 1$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.



Cycles:

States: 10

Addressing: reg. indirect

Z,Š,P,AC Flags:

DCR r (Decrement Register)

(r) - (r) - 1The content of register r is decremented by one. Note: All condition flags except CY are affected.

0 0 D D D

Cycles:

States: 4 (8085), 5 (8080)

Addressing:


register

Flags: Z,Š,P,AC

DCR M (Decrement memory)

 $((H)(L)) \leftarrow ((H)(L)) - 1$

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.



Cycles: 3


States: 10

Addressing: reg. indirect

Flags: Z,Š,P,AC

INX rp (Increment register pair) (rh)(rl) - (rh)(rl) + 1

> The content of the register pair rp is incremented by one. Note: No condition flags are affected.



Cycles:


States:

6 (8085), 5 (8080)

Addressing: Flags: register none

DCX rp (Decrement register pair) (rh) (rl) - (rh) (rl) - 1

The content of the register pair rp is decremented by one. Note: No condition flags are affected.




Cycles:

States: Addressing: 6 (8085), 5 (8080)

register Flags: none

DAD rp (Add register pair to H and L) $(H)(L) \leftarrow (H)(L) + (rh)(rl)$

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.



Cycles:

3 10

States:

register Addressing:


Flags:

CY

DAA (Decimal Adjust Accumulator) The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

- 1. If the value of the lease significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- 2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.



Cycles:

States:

Flags:

Z,S,P,CY,AC

5.6.3 Logical Group


This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)

 $(A) \leftarrow (A) \wedge (r)$

The content of register r is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).



Cycles:

4

States:

Addressing:

reaister

Flags:

Z,S,P,CY,AC

ANA M (AND memory)

 $(A) \leftarrow (A) \wedge ((H) (L))$

The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).



Cycles:

2 7

States:

reg. indirect

Addressing: Z,Š,P,CY,AC Flags:

ANI data (AND immediate)

 $(A) - (A) \wedge (byte 2)$

The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).



2 Cvcles:


States:

Addressing: immediate Flags: Z,S,P,CY,AC

XRA r (Exclusive OR Register)

 $(A) \leftarrow (A) \leftrightarrow (r)$

The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

States:

Addressing:

register


Flags:

Z,S,P,CY,AC

XRA M (Exclusive OR Memory)

 $(A) \leftarrow (A) \forall ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



2 Cycles:


States: Addressing:

reg. indirect Flags: Z,S,P,CY,AC

XRI data (Exclusive OR immediate)

 $(A) \leftarrow (A) \forall (byte 2)$

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



2 Cycles:


States: Addressing:

immediate Flags: Z,S,P,CY,AC

ORA r (OR Register)

 $(A) \leftarrow (A) \lor (r)$

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles:

States:

register Addressing:


Flags:

Z,Š,P,CY,AC

ORA M (OR memory)

 $(A) - (A) \lor ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: States:

2 7

Addressina:

rea, indirect


Flags: Z,S,P,CY,AC

ORI data

(OR Immediate)

(A) - (A) V (byte 2)

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared..



Cycles:

2 States:

Addressing: Flags:


immediate Z,S,P,CY,AC

CMP r

(Compare Register)

(A) - (r)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A)< (r).



Cycles:

States: 4

Addressing: Flags:


register

Z,S,P,CY,AC

CMP M (Compare memory)

(A) - ((H)(L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H)(L)).




Cycles: 2 States:

Addressing: reg. indirect Z,Š,P,CY,AC Flags:

CPI data (Compare immediate)

 $(A) - (byte^2)$

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).




Cvcles: 2

States:

Addressing: immediate Flags: Z,S,P,CY,AC

RLC (Rotate left) $(A_{n+1}) \leftarrow (A_n) ; (A_0) \leftarrow (A_7)$ $(CY) \leftarrow (A_7)$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.




Cycles: States: Flags: CY

RRC

(Rotate right) $(A_n) - (A_{n+1}); (A_7) - (A_0)$ $(CY) - (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.



Cycles: States: 4

Flags:


CY

RAL

(Rotate left through carry)

 $(A_{n+1}) \leftarrow (A_n); (CY) \leftarrow (A_7)$ $(A_0) \leftarrow (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Cycles:

States:

Flags:


CY

RAR

(Rotate right through carry)

 $(A_n) \leftarrow (A_{n+1}); (CY) \leftarrow (A_0)$ $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.



Cycles:

1

CY

States: Flags:


CMC

CMA

(Complement accumulator)

 $(A) \leftarrow (\overline{A})$

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.



Cycles:

States: Flags:


4 none

1

(Complement carry)

 $(CY) \leftarrow (\overline{CY})$

The CY flag is complemented. No other flags are affected.



Cycles:


States:

CY Flags:

STC (Set carry)

 $(CY) \leftarrow 1$

The CY flag is set to 1. No other flags are affected.



Cycles: States:

Flags:

CY

5.6.4 Branch Group

This group of instructions alter normal sequential program flow.


Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDI	TION	ccc
NZ —	not zero $(Z = 0)$	000
Z —	zero $(Z = 1)$	001
NC -	no carry $(CY = 0)$	010
	carry (CY = 1)	011
	parity odd $(P = 0)$	100
PE —	parity even $(P = 1)$	101
Р —	P //	110
М —	minus $(S = 1)$	111

JMP addr (Jump) (PC) - (byte 3) (byte 2)

Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



3 Cycles: States: 10


Addressing: immediate Flags: none

Jcondition addr (Conditional jump)

If (CCC),

(PC) - (byte 3) (byte 2)

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruciton; otherwise, control continues sequentially.




2/3 (8085), 3 (8080) Cycles: 7/10 (8085), 10 (8080) States:

Addressing: immediate

Flags: none

CALL addr (Call) ((SP) - 1) - (PCH) ((SP) - 2) - (PCL) (SP) - (SP) - 2 (PC) - (byte 3) (byte 2)

> The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles:

States:

18 (8085), 17 (8080)

immediate/ Addressing: reg. indirect


Flags: none

Ccondition addr (Condition call)

If (CCC), ((SP) - 1) - (PCH) ((SP) - 2) - (PCL)

(SP) - (SP) - 2 (PC) - (byte 3) (byte 2)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.




Cycles: 2/5 (8085), 3/5 (8080)

States: 9/18 (8085), 11/17 (8080)

Addressing: immediate/ reg. indirect plags: none

RET (Return) (PCL) \leftarrow ((SP)); (PCH) \leftarrow ((SP) + 1); (SP) \leftarrow (SP) + 2;

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.



Cycles: 3 States: 10


Addressing: reg. indirect

Flags: none

Rcondition (Conditional return)

If (CCC), (PCL) -- ((SP)) (PCH) -- ((SP) + 1) (SP) -- (SP) + 2

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.



Cycles: 1/3


States: 6/12 (8085), 5/11 (8080)

Addressing: reg. indirect

Flags: none

RST n (Restart) ((SP) - 1) - (PCH) ((SP) - 2) - (PCL) (SP) - (SP) - 2 (PC) - 8 * (NNN)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.




Cycles: 3

States: 12 (8085), 11 (8080)

Addressing: reg. indirect

Flags: none




Program Counter After Restart

PCHL

(Jump H and L indirect move H and L to PC)

 $(PCH) \leftarrow (H)$ $(PCL) \leftarrow (L)$

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the loworder eight bits of register PC.



Cycles:

States: 6 (8085), 5 (8080)

Addressing: register Flags: none

5.6.5 Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.


Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push)

 $((SP) - 1) \leftarrow (rh)$ ((SP) - 2) - (rl)

 $((SP) \leftarrow (SP) - 2$

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.



Cycles:

States: 12 (8085), 11 (8080)

Addressing: reg. indirect


Flags: none

PUSH PSW (Push processor status word)

 $((SP) - 1) \leftarrow (A)$

 $\begin{array}{l} ((SP) - 1) \leftarrow (A) \\ ((SP) - 2)_0 \leftarrow (CY) \ , \ ((SP) - 2)_1 \leftarrow X \\ ((SP) - 2)_2 \leftarrow (P) \ , \ ((SP) - 2)_3 \leftarrow X \\ ((SP) - 2)_4 \leftarrow (AC) \ , \ ((SP) - 2)_5 \leftarrow X \\ ((SP) - 2)_6 \leftarrow (Z) \ , \ ((SP) - 2)_7 \leftarrow (S) \\ (SP) \leftarrow (SP) - 2 & X \ . \ Undefined. \end{array}$

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.



Cycles:

12 (8085), 11 (8080) States: reg. indirect

Addressing:

Flags: none

FLAG WORD

D ₇							
s	z	х	AC	×	Р	х	CY


X: undefined

POP rp (Pop)

 $(rl) \leftarrow ((SP))$

(rh) - ((SP) + 1) (SP) - (SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.



Cycles: 3 States: 10


Addressing: reg.indirect

Flags: none

POP PSW (Pop processor status word)

 $(CY) \leftarrow ((SP))_0$ (P) - ((SP))2 (AC) - ((SP))4 $(Z) \leftarrow ((\hat{S}P))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.



Cycles:


3 States: 10

Addressing: reg. indirect Z,Š,P,CY,AC Flags:

XTHL (Exchange stack top with H and L)

(L) → ((SP)) $(H) \rightarrow ((SP)' + 1)$

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.



Cycles:


States: 16 (8085), 18 (8080)

Addressing: reg. indirect Flags: none

SPHL (Move HL to SP)

 $(SP) \leftarrow (H) (\dot{L})$

The contents of registers H and L (16 bits) are moved to register SP.



Cycles:


States: 6 (8085), 5 (8080)

Addressing: register Flags: none

IN port (Input)

(A)-(data)

The data placed on the eight bit bidirectional data bus by the specified port is moved to register A.



Cycles:

3

States: Addressing: 10


direct

Flags: none

OUT port (Output)

(data) - (A)

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.



Cycles:

3

States:

10

Addressing:


direct

Flags:

none

Εl (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction. Interrupts are not recognized during the El instruction.



Cycles: States:


1 4

Flags: none

NOTE: Placing an El instruction on the bus in response to INTA during an INA cycle is prohibited. (8085)

DI (Disable interrupts)

> The interrupt system is disabled immediately following the execution of the DI instruction. Interrupts are not recognized during the DI instruction.



Cycles: States:


4

Flags: none

NOTE: Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited. (8085)

HLT (Halt)

The processor is stopped. The registers and flags are unaffected. (8080) A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information. (8085)



Cvcles:

1 + (8085), 1 (8080)

States:


5 (8085), 7 (8080)

Flags: none

NOP

(No op)

No operation is performed. The registers and flags are unaffected.



Cycles: States:

Δ


Flags: none

RIM (Read Interrupt Masks) (8085 only)

> The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (1 = mask disabled)
- Current interrupt enable flag status (1 = interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (I7.5) is loaded with the status of the RST 7.5 flip-flop. which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM Instruction.)



Cycles:

States: 4

Flags: none


SIM (Set Interrupt Masks) (8085 only)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- · Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM Instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



8085A

8080A/8085A INSTRUCTION SET INDEX Table 5-1

		1	T	T St	ates	
lns	truction	Code	Bytes	8085A	8080A	Machine Cycles
ACI	DATA	CE data	2	7	7	FR
ADC	REG	1000 1888	1	4	4	F
ADC	M	8E	1	7	7	FR
ADD	REG	1000 0888	1	4	4	F
ADD	M	86	1	7	7	FR
ADI	DATA	C6 data	2	7	7	FR
ANA	REG	1010 0888	1	4	4	F
ANA	M	A6	1	7	7	FR
ANI	DATA	E6 data	2	7	7	FR
CALL	LABEL	CD addr	3	18	17	SRRWW*
cc	LABEL	DC addr	3	9/18	11/17	SR•/SRRWW*
СМ	LABEL	FC addr	3	9/18	11/17	SR•/SRRWW*
CMA		2F	1	4	4	F
CMC		3F	1	4	4	F
СМР	REG	1011 1888	1	4	4	F
СМР	M	88	1	7	7	FR
CNC	LABEL	D4 addr	3	9/18	11/17	SRe/SRRWW*
CNZ	LABEL	C4 addr	3	9/18	11/17	SR•/SRRWW*
CP	LABEL	F4 addr	3	9/18	11/17	SRe/SRRWW*
CPE	LABEL	EC addr	3	9/18	11/17	SR•/SRRWW*
СРІ	DATA	FE data	2	7	7	FR
СРО	LABEL	E4 addr	3	9/18	11/17	S R -/S R R W W -
cz	LABEL	CC addr	3	9/18	11/17	SRe/SRRWW*
DAA		27	1	4	4	F
DAD	RP	00RP 1001	1	10	10	FBB :
DCR	REG	0088 8101	1	4	5	F•
DCR	51	35	1	10	01	FRW
осх	RP	00RP 1011	1	6	5	s*
DI		F3	1	4	4	F
EI		FB	1	4	4	F
HLT		76	1 1	5	7	FB
IN	PORT	DB data	2	10	10	FRI
INR	REG	0058 8100	1	4	5	F+
INR	M	34	1	10	10	FRW
INX	RP	00RP 0011	1	6	5	s•
1C	LABEL	DA addr	3	7/10	10	FR/FRR [†]
ML.	LABEL	FA addr	3	7/10	10	FR/FRR [†]
JMP	LABEL	C3 addr	3	10	10	FRR
JNC	LABEL	D2 addr	3	7/10	10	FR/FRR [†]
JNZ	LABEL	C2 addr	3	7/10	10	FR/FRR [†]
JP	LABEL	F2 addr	3	7/10	10	FR/FRRT
JPE	LABEL	EA addr	3	7/10	10	FR/FRR [†]
JPO	LABEL	E2 addr	3	7/10	10	FR/F-RRT
JΖ	LABEL	CA addr	3	7/10	10	FR/FRR [†]
LDA	ADDR	3A addr	3	13	13	FRRR
LDAX	RP	000X 1010	1	7	7	FR
LHLD	ADDR	2A addr	3	16	16	FRRRR

Ins	truction	Code	Bytes	T Sta 8085A	tes 8080A	Machine Cycles
LXI	RP,DATA16	00RP 0001 data16	3	10	10	FRR
MOV	REG.REG	01DD DSSS	1	4	5	F*
MOV	M,REG	0111 0SSS	1	7	7	FW
MOV	REG,M	01DD D110	1	7	7	FR
MVI	REG.DATA	000 D D 110 data	2	7	7	FR
MVI	M.DATA	36 data	2	10	10	FRW
NOP		00	1	4	4	F
ORA	REG	1011 0SSS	1	4	4	F
ORA	M	B6	1	7	7	FR
ORI	DATA	F6 data	2	7	7	FR
OUT	PORT	D3 data	2	10	10	FRO
PCHL		E9	t	6	5	s•
POP	RP	118P 0001	1	10	10	FRR
PUSH	RP	118P 0101	1	12	11	sww•
RAL	***	17	1	4	4	F
RAR		1F	1	4	4	١
80		D8	,	6/12	5/11	S/S R R*
RET		C9	'1	10	10	FRR
	85A onty)	20	' '	4	10	F
RLC	osa uniy)	07	l i	4	Δ	r F
RM		F8	, ;	6/12	5/11	S/S R R*
RNC		D0	' '	6/12	5/11	S/S R R*
RNZ		CO	;	6/12	5/11	S/S R R*
RP.		FO	',	6/12	5/11	S/S R R*
RPE		F8	;	6/12	5/11	S/S R R*
RPO		E0	1	6/12	5/11	S/S R R*
RAC		l	['		-,	5/5 H H -
RST	N	OF		12	4	S W W*
	N	11XX X111	1		11	ı
RZ SBB	REG	C8	!	6/12	5/11	S/S R R*
SBB	M E G	1001 1SSS 9E	1	7	7	FR
SBI			1	',		FR
	DATA	DE data	2	I ' I	7	l' "
SHLD	ADDR	22 addr	3	16	16	FRRWW
	85A only)	30	1	4	-	F
SPHL		F9	1	6	5	S*
STA	ADDR	32 addr	3	13	13	FRRW
STAX	RP	000X 0010	1	7	7	FW
STC		37	1	4	4	F
SUB	REG	1001 0SSS	1	4	4	F
SUB	M	96	1	7	7	FR
SUI	DATA	D6 data	2	7	7	FR
XCHG		EB	1	4	4	٤
ARX	REG	1010 1SSS	1	4	4	F
ARX	M	AE	1	7	7	FR
	DATA	EE data	2	1 7 1	7	FR
XRI	DATA	CC Uala	۱ ۴	'	ı ′	1

Machine cycle types:

Four clock period instrietch Six clock period instrietch

Memory read

I/O read

Memory write 1/0 write 0

Bus idle

Variable or optional binary digit

000

Binary digits identifying a destination register 8 = 000, C = 001, D = 010 | Memory = 110 |
Binary digits identifying a source register E = 011, H = 100, L = 101 | A = 111 Binary digits identifying a source register

BC = 00, HL = 10

DE = 01, SP = 11 SSS

RP

*Five clock period instruction fetch with 8080A.

[‡]The longer machine cycle sequence applies regardless of condition evaluation with 8080A.

. An extra READ cycle (R) will occur for this condition with 8080A.

8085A

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

OP CODE	MNEMO	ONIC	OP CODE	MNE	MONIC	OP CODE	MNEM	ONIC	OP CODE	MNEN	IONIC	OP CODE	MNEMO	ONIC	OP CODE	MNEM	ONIC
									-	-		4.0	XRA		D7	RST	2
00	NOP		2B	DCX		56	MOV	D,M	81	ADD	C D	AC AD	XRA	H L	D8	RC	-
01		3,D16	2C	INR	L	57	MOV	D,A	82 83	ADD	E	AE	XBA	M	D9	-	
02		3	2D	DCR	L	58	MOV	E,B	84	ADD	H	AF	XBA	A	DA	JC _	Adr
03		3	2E	MVI	L,D8	59	MOV	E,C	85	IADD	L	80	ORA	В	DB	IN	D8
04		3	2F	CMA		5A 58	MOV	E,D E,E	86	ADD	M	B1	ORA	C	DC	CC	Adr
05		B	30	SIM	CD D+C	i	MOV		87	ADD	A	B2	ORA	D	DD	_	Au
06		3,D8	31	LXI	SP,D16	5C 5D	MOV	E,H E,L	88	ADC	В	83	ORA	Ε	DE	SBI	D8
07	RLC		32	STA	Adr SP	5E	MOV	E,L	89	ADC	C	B4	ORA	Н	DF	RST	3
08		,	33	INX	M	5F	MOV	E,A	8A	ADC	D	B5	ORA	Ľ	E0	RPO	
09		В	34	INR		60	MOV		8B	ADC	E	B6	ORA	М	É1	POP	Н
OA		3	35	DCR	M	61	MOV	H,B H,C	8C	ADC	Н	87	ORA	A	E2	JPO	Adr
0B		8	36	MVI	M,D8	62	MOV	H,D	8D	ADC	L	B8	CMP	В	E3	XTHL	Adi
oc			37	STC		63	MOV	H.E	8E	ADC	М	89	CMP	C	E4	CPO	Adr
0D		0 00	38	_	SP		MOV	,	8F	ADC	A	BA	CMP	D	E5	PUSH	H
0E		C,D8	39	DAD		64		н,н	90	SUB	В	88	CMP	E	E6	ANI	D8
OF	RRC		3A	LDA	Adr	65	MOV	H,L	91	SUB	C	BC	CMP	Н	E7	RST	4
10			3B	DCX	SP	66		H,M				BD	CMP	L	E8	RPE	4
11		D,D16	3C	INR	A	67	MOV	H,A	92	SUB	D E	BE	CMP	М	E9	PCHL	
12		D	3D	DCR	A	68	MOV	L,B	93	SUB	H	BF	CMP	A	EA	JPE	Adr
13		D	3E	MVI	A,D8	69	MOV	L,C	94	SUB		C0	RNZ	А	EB	XCHG	Adi
14		D	3F	CMC		6A	MOV	L,D	95	SUB	L		POP	В	EC	CPE	Adr
15		D	40	MOV	B,B	6B	MOV	L,E	96	SUB	M	C1		-	ED	1	Aur
16		D,D8	41	MOV	B,C	6C	MOV	L,H	97	SUB	A	C2	JNZ	Adr Adr	EE	XRI	D8
17	RAL		42	MOV		6D	MOV	L,L	98	SBB	В	C3	JMP	Adr	EF	RST	5
18	-	_	43	MOV	B,E	6E	MOV	L,M	99	SBB	С	C4	CNZ		F0	RP	5
19		D	44	MOV		6F	MOV	L,A	9A	SBB	D	C5	PUSH	В			OCIAL
1A		D	45	MOV	B,L	70	MOV	M,B	98	SBB	E	C6	ADI	D8 0	F1	JP	PSW
18	_	D !	46	MOV	В,М	71	MOV	M,C	9C	SBB	Н	C7	RST	U	F2 F3	1.	Adr
1C		E	47	MOV		72	MOV	M,D	9D	SBB	L	C8	RZ		F4	DI CP	Adr
1D		Ε	48	MOV		73	MOV	M,E	9E	SBB	M	C9	RET	Adr	F5		PSW
1 E	1	E,D8	49	MOV		74	MOV	M,H	9F	SBB	A	CA	JZ			PUSH	
1F	RAR		4A	MOV		75	MOV	M,L	AO	ANA	В	CB CC	cz	۸	F6 F7	RST	D8 6
20	RIM		48	MOV	-	76	HLT	84.6	A1	ANA	С			Adr	F8	RM	0
21		H,D16	4C	MOV		77	MOV	M,A	A2	ANA	D E	CD	CALL	Adr D8	F9	SPHL	
22		Adr	4D	MOV	C,L	78	MOV	A,B	A3	ANA		CF	RST	1	FA	JM	Adr
23		H	4E	MOV		79	MOV	A,C	A4	ANA	Н	DO	RNC	1	FB	EI	Adr .
24		Н	4F	MOV		7A	MOV	A,D	A5	ANA	L M	D1	POP	Đ	FC	CM	Adr
25		H Do	50	MOV	D,B	7B	MOV	A,E	A6			1	l	Adr	FD	_ CIVI	Adr
26		H,D8	51	MOV	D,C	7C	MOV	A,H	A7	ANA XRA	A B	D2	JNC	D8	F E	CPI	D8
27	DAA		52	MOV		7D 7E	MOV	A,L	A8 A9	XRA	C	D3	CNC	Adr	FF	RST	7
28	- DAD	н	53 54	MOV		7E 7E	MOV	A,M	A9 AA	XRA	D	D5	PUSH	D		I G I	,
29			54 55	MOV	D,H	80	MOV	A,A B	AB	XRA	E	06	SUI	D8			
2A	LHLD	Adr	55	MOV	U,L	80	ADD	В	LAB	IVHA		00	201	υō	L		

D8 - constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.

D16 - constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

Adr = 16-bit address.

8085A

8085A INSTRUCTION SET SUMMARY BY FUNCTIONAL GROUPING Table 5-3

																:	Code	(4)			
Mnemonic	Description	D ₇	06	D ₅	etion D4	D3	D ₂	D ₁	D ₀	Page	Mnemonic	Description	D7	D ₆	05	D ₄	D3	D ₂	D ₁	Do	Page
	DAD, AND STORE		- 0			- 3		- 1	- 0		-								·	Ť	
MOVr1 r2	•	0	1	۵	D	D	S	s	s	5-4	CZ	Call on zero	t	1	0	0	1	1	0	0	5-14
MOVITIZ MOV M.r	Move register to register Move register to memory	0	1	1	1	0	S	S	S	5.4	CNZ	Call on no zero	1	ì	0	0	0	i	0	0	5-14
MOV r.M	Move memory to register	ū	1	D	D	D	1	1	0	5.4	CP	Call on positive	í	i.	t	1	0	1	0	0	5-14
MVIr	Move immediate register	0	0	0	D	D	1	1	0	5-4	CM	Call on minus	;	1	i	1	1	i	0	0	5-14
MVIM	Move immediate memory	0	0	1	1	0	1	i	0	5.4	CPE	Call on parity even	t	1	1	0	1	1	0	0	5-14
LXI B	Load immediate register	0	0	0	0	0	0	0	1	5.5	CPO	Call on parity odd	t	1	1	0	0	1	0	0	5-14
	Pair B & C										RETURN										
LXID	Load immediate register	0	0	0	1	0	0	0	1	5-5	RET	Return	1	1	0	0	t	0	0	1	5-14
	Pair D & E										RC	Return on carry	1	1	0	1	1	0	0	0	5-14
LXIH	Load immediate register	0	0	1	0	Ū	0	0	1	5.5	RNC	Return on no carry	1	1	0	1	0	0	0	0	5-14
	Pair H & L										RZ	Return on zero	1	1	0	G	1	0	0	0	5-14
STAX B	Store A indirect	0	0	0	0	0	0	1	0	5.6	RNZ	Return on no zero	1	1	0	0	0	0	0	0	5-14
STAX D	Store A indirect	0	0	0	1	0	0	1	0	5-6	RP	Return on positive	1	1	1	1	0	0	0	0	5-14
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	5.5	8 M	Return on minus	1	1	1	1	1	0	0	0	5-14
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	5.5	RPE	Return on parity even	1	1	1	0	1	0	0	0	5-14
STA	Store A direct	0	0	1	1	0	0	1	0	5.5	RPO	Return on parity odd	1	1	1	0	0	0	0	0	5-14
LDA	Load A direct	0	0	1	1	1	0	1	0	5-5	RESTAR	Т									
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	5.5	RST	Restart	1	1	Α	Α	Α	1	1	1	5-14
LHLD XCHG	Load H & L direct	0	0	1	0	i	0	1	0	5.5	INPUT/0	UTPUT									
AUNG	Exchange D & E. H & L Registers	,	'	'	u	'	0	'		5.6	IN	Input	1	1	0	1	1	0	1	1	5-16
STACK O											OUT	Output	1	1	0	1	0	0	1	1	5-16
PUSH B	Push register Pair B &	1	1	0	0	0	1	0	1	5-15	INCREMI	ENT AND DECREMENT									
	C on stack			•	•			•			INRr	Increment register	0	0	D	D	Ð	1	0	0	5.8
PUSH D	Push register Pair D &	1	1	0	1	0	1	0	1	5-15	DCRr	Decrement register	0	0	0	D	D	1	0	1	5.8
	E on stack										INR M	Increment memory	0	0	1	1	0	1	0	0	5.8
PUSH H	Push register Pair H &	1	1	1	0	0	1	0	1	5-15	DCR M	Decrement memory	0	0	1	1	0	1	0	1	5.8
	L on stack					_		_			INX B	Increment B & C	0	0	0	0	0	0	1	1	5.9
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	5-15		registers									
POP B	Pop register Pair B &	1	1	0	0	0	0	0	1	5-15	INX D	Increment D & E	0	0	0	1	0	0	1	1	5.9
10/ 5	C off stack				v	· ·	v	v	'	5-15	INX H	registers Increment H & L	0	0	,	0	0	0	1	1	5.9
POP D	Pop register Pair D &	1	1	0	1	0	0	0	1	5-15	INA	registers	U	U	'	U	U	U	'	'	3.9
	E off stack										DCX B		0	O	0	0	1	0	1	1	5.9
POP H	Pop register Pair H &	1	1	1	0	0	0	0	1	5-15	DCX B	Decrement 8 & C Decrement D & E	0	0	0	1	1	0	1	1	5.9
	L off stack										осх н	Decrement H & L	0	0	1	0	1	0	1	1	5.9
POP PSW	Pop A and Flags	1	1	1	1	0	0	0	1	5-15	ADD	Decrement 11 & C	Ü	U	'	U		U			3.3
V.T.11	off stack											A 44 A		0	0	0		c	c		
XTHL	Exchange top of stack, H & L	1	1	1	0	0	C	1	1	5-16	ADD r	Add register to A	1	0	0	0	0	S	S S	S	5-6
SPHL	H & L to stack pointer	1	1	1	t	1	0	0	1	5-16	ADCr	Add register to A with carry	1	U	U	0	'	S	2	S	5.6
LXISP	Load immediate stack	Ó	0	1	1	o o	0	0	1	5.5	ADD M	Add memory to A	1	0	С	0	0	1	1	0	5-6
2711 01	pointer	Ü			•		•	Ü			ADC M	Add memory to A	1	0	0	0	1	1	1	0	5.7
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5-9		with carry									
DCX SP	Decrement stack	0	0	1	1	1	0	1	ì	5.9	ADI	Add immediate to A	1	1	0	0	0	1	1	0	5.6
	pointer										13A	Add immediate to A	1	1	0	0	1	1	1	0	5.7
JUMP												with carry									
JMP	Jump unconditional	1	1	0	0	0	0	1	1	5-13	DADB	Add 8 & C to H & L	0	0	0	0	ł	0	0	1	5-9
JC	Jump on carry	1	1	0	1	1	0	1	0	5-13	DADD	Add D & E to H & L	0	0	0	1	1	0	0	1	5-9
JNC	Jump on no carry	1	1	0	1	0	0	1	0	5-13	DADH	Add H & t to H & L	0	0	1	0	1	0	0	1	5 9
JZ	Jump on zero	1	1	0	0	1	0	1	0	5-13	DAD SP	Add stack pointer to	0	0	1	1	1	0	0	1	5.9
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	5-13		H & L									
JP	Jump on positive	1	1	1	1	0	0	1	0	5-13	SUBTRA										
JM	Jump on minus	1	1	1	1	1	0	1	0	5-13	SUBr	Subtract register from A	1	0	0	1	0	S	S	S	5.7
JPE	Jump on parity even	1	1	1	0	1	0	1	0	5-13	SBB r		,	0	0	,		c	c	c	6.7
JP0	Jump on parity odd	1	1	1	0	0	0	1	0	5-13	3001	Subtract register from A with borrow	1	0	0	'	1	S	\$	S	5 7
PCHL	H & L to program	1	1	1	0	1	0	0	1	5-15	SUB M	Subtract memory	1	0	0	1	0	1	1	0	5.7
	counter											from A		•	•		-		·	-	
CALL											SB8 M	Subtract memory from	1	0	0	1	1	1	1	0	5-8
CALL	Call unconditional	1	1	0	0	1	1	0	1	5-13		A with borrow									
CC	Call on carry	1	1	0	1	1	1	0	0	5-14	SUI	Subtract immediate	1	1	0	1	0	1	1	0	5-7
CNC	Call on no carry	1	1	0	1	0	ī	0	0	5-14		from A									

8085A

8085A INSTRUCTION SET SUMMARY (Cont'd) Table 5-3

				Instru	iction	Code	(1)						Instruction Code (1)											
Mnemonic	Description	D7	06	05	04	03	D_2	01	00	Page	Mnemanic	Description	07	06	D ₅	04	03	D ₂	01	D ₀	Page			
281	Subtract immediate	1	1	0	1	1	1	1	0	5-8	RRC	Rotale A right	0	0	0	0	1	1	1	1	5-12			
	from A with borrow										RAL	Rotate A left through	0	0	0	1	0	1	1	1	5-12			
LOGICAL												carry												
ANA r	And register with A	1	0	1	0	0	S	S	S	5.9	RAR	Rotate A right through	0	0	0	1	1	1	i	1	5-12			
XRA r	Exclusive OR register	1	0	1	0	1	S	S	S	5-10		carry												
	with A										SPECIAL	e												
ORAr	OR register with A	1	0	1	ì	0	S	S	S	5-19	SPECIAL	3												
CMP r	Compare register with A	1	0	1	1	1	S	S	S	5-11	CMA	Complement A	0	0	1	0	1	1	1	1	5-12			
ANA M	And memory with A	1	0	1	0	0	1	1	0	5-10	STC	Set carry	0	0	1	١	0	1	1	1	5-12			
XRA M	Exclusive OR memory	1	0	1	C	1	1	1	S	5-10	CMC	Complement carry	0	0	1	1	1.	1	1	1	5-12			
	with A										DAA	Decimal adjust A	0	0	1	0	0	1	1	ŧ	5.9			
ORA M	OR memory with A	1	0	1	1	0	1	1	U	5-11	CONTRO	,												
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	5-11	CONTRO	L												
ANI	And immediate with A	1	1	1	0	0	1	1	0	5-10	ΕI	Enable Interrupts	1	1	1	1	1	0	1	1	5-17			
XRI	Exclusive OR immediate	1	1	1	ū	1	1	1	0	5-10	Ð1	Disable Interrupt	1	1	1	1	0	0	1	1	5-17			
	with A										NOP	No-operation	0	0	0	Ü	Ð	0	0	0	5-17			
ORI	OR immediate with A	1	1	1	1	0	1	1	Û	5-11	HLT	Halt	Û	1	1	1	0	1	1	0	5-17			
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	5-11	NEW 808	5A INSTRUCTIONS												
ROTATE											RIM	Read Interrupt Mask	D	0	1	0	0	0	O	0	5-17			
RLC	Rotate A left	O	0	0	0	0	1	1	3	5-11	SIM	Set Interrupt Mask	ß	٥	1	1	Đ	0	0	0	5-18			

NOTES: 1. DDS or SSS: 8 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111.

^{2.} Two possible cycle times, (6/12) indicate instruction cycles dependent on condition flags.

·			

APPENDIX D

Data Sheets

The following pages are reprinted with the permission of Motorola, Intel, Monolithic Memories, Texas Instruments, Western Digital Corporation, Advanced Micro Devices, Fairchild, and Hitachi.

Data Sheet Index

MAIN BOARD

PART NUMBER	MODEL NUMBER	DESCRIPTION	PAGE NUMBER	
443-970	6665	Dynamic RAM	D.4	
443-1010	8085A-2	Single Chip 8 BIT N-Channel Microprocessor	D.21	
443-1012	8259A	Programmable Interrupt Controller	D.37	
443-1014	68A21	Peripheral Interface Adapter	D.56	
443-1040	9602	Dual Retriggerable Resettable Monostable Multivibrator	D.67	
443-1061	2661	Enhanced Programmable Communications Interface	D.74	
443-1066	8253	Programmable Interval Timer	D.94	
444-126	PAL16L8	Memory Timing Control	D.105	
444-128	PAL12H6	Processor Swap	D.105	
444-129	PAL16L2	PROM Address Decode	D.105	
444-130	PAL14L4	Memory HIADS Decode	D.105	
444-9018	27\$21	1024 Bit Generic Series Bipolar PROM	D.116	
444-9019	27S19	Bipolar PROM	D.122	
444-9027	2764	UV Erasable PROM	D.128	
444-9031	8741A	Universal Peripheral Interface	D.134	

VIDEO LOGIC BOARD

PART NUMBER	MODEL NUMBER	DESCRIPTION	PAGE NUMBER	
443-1013 444-9011 443-970	68A45 TBP18522 6665	CRT Controller PROM 64K Dynamic RAM	D.146 D.176 D.4	
443-1106	6633	32K Dynamic RAM	D.219	

FLOPPY DISK CONTROLLER BOARD (Z-207)

PART NUMBER	MODEL NUMBER	DESCRIPTION	PAGE NUMBER	
443-997	1790	Floppy Disk Formatter	D.184	
443-998	1691	Floppy Support Logic	D.207	
443-1000	2143	Four Phase Clock Generator	D.215	

Main Board



3501 ED BLUESTEIN BLVD. AUSTIN. TEXAS 78721

64K BIT DYNAMIC RAM


The MCM6665A is a 65,536 bit, high-speed, dynamic Random-Access Memory. Organized as 65,536 one-bit words-and fabricated using HMOS high-performance N-channel silicon-gate technology, this new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.

By multiplexing row- and column-address inputs, the MCM6665A requires only eight address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by CAS allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6665A incorporates a one-transistor cell design and dynamic storage techniques.

- Organized as 65,536 Words of 1 Bit
- Single +5 V Operation (±10%)
- Full Power Supply Range Capabilities
- Maximum Access Time MCM6665A-12 = 120 ns MCM6665A-15 = 150 ns MCM6665A-20 = 200 ns
- MCM6665A-20 = 200 ns

 Low Power Dissipation
 - 302.5 mW Maximum (Active) (MCM6665A-15) 22 mW Maximum (Standby)
- Three-State Data Output
- Internal Latches for Address and Data Input
- Early-Write Common I/O Capability
- 16K Compatible 128-Cycle, 2 ms Refresh
- RAS-only Refresh Mode
- CAS Controlled Output
- Upward Pin Compatible from the 16K RAM (MCM4116, MCM4517)
- Fast Page Mode Cycle Time
- Low Soft Error Rate < 0.1% per 1000 Hours (See Soft Error Testing)



MCM6665A

MOS

(N-CHANNEL, SILICON-GATE)

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY




P SUFFIX
PLASTIC PACKAGE
CASE 648



L SUFFIX CERAMIC PACKAGE CASE 690

PIN ASSIGNMENT



PIN NAMES					
A0-A7	Address Input				
D	. Data In				
Q	Data Out				
∣ ₩	. Read/Write Input				
RAS	Row Address Strobe				
CAS	Column Address Strobe				
Vcc -	Power (+ 5 V)				
VSS	Ground				

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

©MOTOROLA INC., 1982

DS-9863

(Replaces ADI-876)


MCM6665A

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS			
(except VCC)	V _{in} , V _{out}	-2 to +7	V
Voltage on VCC Supply Relative to VSS	VCC	-1 to +7	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to + 150	°C
Power Dissipation	PD	1.0	W
Data Out Current	lout	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

FIGURE 1 - OUTPUT LOAD



*Includes Jig Capacitance

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED OPERATING CONDITIONS

	Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	MCM6665A-12, -15, -20	Vcc	4.5	5.0	5.5	٧	1
		VSS	0	0	0	٧	1
Logic 1 Voltage, All Inputs		VIH	2.4	-	V _{CC} +1	٧	1
Logic 0 Voltage, All Inputs		VIL	- 1.0°		0.8	٧	1

*The device will withstand undershoots to the -2 volt level with a maximum pulse width of 20 ns at the -1.5 volt level. This is periodically sampled rather than 100% tested.

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Units	Notes
V _{CC} Power Supply Current (Standby)	lCC2	_	4.0	mΑ	5
V _{CC} Power Supply Current					
6665A-12, t _{RC} = 250 ns		-	60		
6665A-15, t _{RC} = 270 ns	ICC1		55	mΑ	4
6665A-20, t _{RC} = 330 ns			50	L	
V _{CC} Power Supply Current During RAS only Refresh Cycles					
$6665A-12$, $t_{RC} = 250$ ns			50		
6665A-15, t _{RC} = 270 ns	1CC3	–	45	mA	4
6665A-20, t _{RC} = 330 ns		-	40		
VCC Power Supply Current During Page Mode Cycle for tRAS = 10 μsec				1	
$6665A-12$, $t_{PC} = t_{RP} = 120 \text{ ns}$		1 -	45		
6665A-15, $tpc = tpc = 145$ ns	¹CC4	-	40	mΑ	4
$6665A-20$, $t_{PC} = t_{RP} = 200 \text{ ns}$		-	35	ļ	
Input Leakage Current (VSS≤V _{IN} ≤VCC)			10	μА	-
Output Leakage Current (CAS at logic 1, V _{SS} ≤V _{out} ≤V _{CC})	O(L)	-	10	μΑ	-
Output Logic 1 Voltage @ I _{out} = -4 mA	Voн	2.4	-	V	-
Output Logic 0 Voltage @ I _{out} = 4 mA	VOL		0.4	V	~

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit	Notes
Input Capacitance (A0-A7), D	C _{I1}	3	5	pF	7
Input Capacitance RAS, CAS, WRITE	C _{I2}	6	8	ρF	7
Output Capacitance (Q), (CAS = VIH to disable output)	CO	5	7	pF	7

NOTES: 1. All voltages referenced to VSS.

- 2. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 3 An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles before proper device operation is guaranteed.
- 4. Current is a function of cycle rate and output loading, maximum current is measured at the fastest cycle rate with the output open
- 5 RAS and CAS are both at a logic 1.
- The transition time specification applies for all inputs signals. In addition to meeting the transition rate specification, all input signals must transmit between V_{IH} and V_{IH} (or between V_{IH} and V_{IH}) in a monotonic manner.
- signals must transmit between VIH and VIH for between VIL and VIHI in a monotonic manner.

 7 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = \frac{|\Delta t|}{\Delta V}$



MOTOROLA Semiconductor Products Inc.

MCM6665A


AC OPERATING CONDITIONS AND CHARACTERISTICS (Read, Write, and Read Modify-Write Cycles) (Full Operating Voltage and Temperature Range Unless Otherwise Noted, See Notes 2, 3, 6, and Figure 1)

Truli Operating Voltage and Temperature har	3			6665 A-12		6665A-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random Read or Write Cycle Time	†RC	250		270		330		ns	8, 9
Read Write Cycle Time	tRWC	255	-	280		345		ns	8, 9
Access Time from Row Address Strobe	¹RAC	-	120		150		200	ns	10, 12
Access Time from Column Address Strobe	¹CAC		60		75		100	ns	11, 12
Output Buffer and Turn-Off Delay	TOFF	0	30	0	30	0	40	ns	18
Row Address Strobe Precharge Time	tap	100		100		120	· · · ·	ns	-
Row Address Strobe Pulse Width	¹RAS	120	10000	150	10000	200	10000	ns	_
Column Address Strobe Pulse Width	¹CAS	60	10000	75	10000	100	10000	ns	-
Row to Column Strobe Lead Time	tRCD	25	60	30	75	35	100	ns	13
Row Address Setup Time	†ASR	0		0		0	_	ns	
Row Address Hold Time	¹RAH	15		20	-	25	-	ns	
Column Address Setup Time	tASC	0		0		Ō	-	ns	
Column Address Hold Time	†CAH	25		35		45	-	ns	-
Column Address Hold Time Referenced to RAS	¹AR	85		95		120	-	ns	17
Transition Time (Rise and Fall)	tγ	3	50	3	50	3	50	ns	6
Read Command Setup Time	¹RCS	0	-	0		0	-	ns	-
Read Command Hold Time	¹RCH	0		0		0		ns	14
Read Command Hold Time Referenced to RAS	¹ RRH	. 0		0		0	-	ns	14
Write Command Hold Time	¹WCH	25		35		45	-	ns	-
Write Command Hold Time Referenced to RAS	¹WCR	85		95	-	120		ns	17
Write Command Pulse Width	†WP	25		35		45	-	ns	-
Write Command to Row Strobe Lead Time	¹ RWL	40		45		55.		ns	-
Write Command to Column Strobe Lead Time	†CWL	40		45		55		ns	-
Data in Setup Time	tDS.	0		0	-	0	T .	ns	15
Data in Hold Time	¹DH	25	-	35		45	-	ns	15
Data in Hold Time Referenced to RAS	¹ DHR	85	-	95		120	-	ns	17
Column to Row Strobe Precharge Time	¹ CRP	- 10		- 10		- 10	-	ns	-
RAS Hold Time	†RSH	60		75	-	100		ns	-
Refresh Period	[†] RFSH	-	20		20		20	ms	_
WRITE Command Setup Time	twcs	10		- 10	-	- 10		ns	16
CAS to WRITE Delay	¹CWD	40	-	45		55		ns	16
RAS to WRITE Delay	†RWD	100		120		155	-	ns	16
CAS Hold Time	¹CSH	120	-	150		200		ns	-
CAS Precharge Time (Page Mode Cycle Only)	tCP	50	-	60		80		ns	
Page Mode Cycle Time	1PC	120		145		200		ns	_


- The specifications for t_{RC} (min), and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- 9. AC measurements $t_T = 5.0 \text{ ns}$.
- 10. Assumes that tRCD≤tRCD (max)
- 11. Assumes that tRCD≥tRCD (max)
- 12. Measured with a current load equivalent to 2 TTL ($-200 \mu A$, +4 mA) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
- 13. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS}≥t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle, if t_{CWD}≥t_{CWD} (min) and t_{RWD}≥t_{RWD} (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 17. tAR min ≤ tAR = tRCD + tCAH tDHR min ≤ tDHR = tRCD + tDH tWCR min ≤ tWCR = tRCD + tWCH
- 18. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels




MOTOROLA Semiconductor Products Inc.





MCM6665A



MCM66657









TYPICAL CHARACTERISTICS (continued)

RΩ

FIGURE 14 - I_{CC2} STANDBY CURRENT versus AMBIENT TEMPERATURE mA) VCC-5.5 V STANDBY SUPPLY CURRENT CC2,







20 40 TA, AMBIENT TEMPERATURE (°C)





FIGURE 17 -- DATA INPUT LEVEL versus SUPPLY VOLTAGE



SOFT ERROR TESTING

The storage cell depletion regions as well as the sense amplifier and its associated bit lines are susceptible to charge collection of electrons from an alpha "hit." However, the susceptibility of these vulnerable regions varies. Depleted storage cells are vulnerable at all times, whereas the sense amplifiers and associated bit lines are susceptible only during the small portion of the memory cycle just prior to sensing. Hence, an increase in the frequency of dynamic RAM access will cause a corresponding increase in the soft error rate.

To take this memory access dependency into account, the total soft error rate profile includes a cycle time component. The soft error rate due to bit line hits at the system's memory cycle rate is added to the soft error rate due to storage cell hits which are not frequency dependent. Figure 18 illustrates the impact that frequency of access has on the MCM6664A/MCM6665A overall soft error rate.

Under normal operating conditions, the die will be exposed to radiation levels of less than 0.01 alpha/cm²/hr. Accelerated soft error testing data is generated from at least three high-intensity sources having an Alpha Flux Density range of 1×10^5 to 6×10^5 (alpha/cm²hr) placed over un-


coated die. Figure 19 shows the soft error rate for a given alpha flux density at a cycle rate of 100 kHz. The accelerated data of Figures 18 and 19 project that the soft error rate for package level radiation will be less than 0.1%/1000 hours.

SYSTEM LIFE OPERATING TEST CONDITIONS

- 1) Cycle time: 1 microsecond for read, write and refresh cycles
- 2) Refresh Rate: 1 millisecond
- 3) Voltage: 5.0 V
- 4) Temperature: 30° C ±2° C (ambient temperature inside enclosure)
- 5) Elevation: Approximately 620 feet above mean sea level
- 6) Data Patterns: Write the entire memory space sequentially with all "1"s and then perform continuous sequential reads for 6 hours. Next, write the entire memory space with all "0"s sequentially and then perform continuous sequential reads for 6 hours. Next, go back to the all "1"s pattern and repeat the sequences all over again.



MOTOROLA Semiconductor Products Inc.



MCM6665A SA SA SA SA 1 of 128 Row Decode 8192 Bit Array 1 of 128 Row Decode 8192 Bit Array 8192 Bit Array 8192 Bit Array 1/0 Bus DC DC 20 20 VBB Gen • Pin 8 1 of 2 Data and Array Select 1 of 256 Column Decode FIGURE 24 — FUNCTIONAL BLOCK DIAGRAM $\overset{\circ}{\text{DC}}$ 20 20 $\overset{\circ}{\sim}$ 1 of 128 Row Decode 1 of 128 Row Decode 8192 Bit Array 8192 Bit Array 8192 Bit Array 8192 Bit Array SA SA SA SA Data Out Buffer Data-In Buffer Col Dec. Enable Add Buf Latch Add: Ciks Pin 14 Pin 2 Ref Add Ctr Ext/Int Add. Mux Refresh Clocks RAS Clocks CAS R/W Clocks Internal Row Addresses (A0.A6) Pin Numbers 5,6,7,9,10,11,12,13 REFRESH* available only on MCM6664A REFRESH. l≥ RAS CAS A0.A7 **MOTOROLA** Semiconductor Products Inc.

DEVICE INITIALIZATION

Since the 64K dynamic RAM is a single supply 5 V only device, the need for power supply sequencing is no longer required as was the case in older generation dynamic RAMs. On power-up an initial pause of 100 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 2 ms with device powered up) the wake up sequence (8 active cycles) will be necessary to assure proper device operation. See Figures 25, 26 for power on characteristics of the RAM for two conditions (clocks active, clocks inactive).

The row address strobe is the primary "clock" that activates the device and maintains the data when the RAM is in the standby mode. This is the main feature that distinguishes it as a dynamic RAM as opposed to a static RAM. A dynamic RAM is placed in a low power standby mode when the device receives a positive-going row address strobe. The variation in the power dissipation of a dynamic RAM from the active to the standby state is an order of magnitude or more for NMOS devices. This feature is used to its fullest advantage with high density mainframe memory systems, where only a very small percentage of the devices are in the active mode at any one time and the rest of the devices are in the standby mode. Thus, large memory systems can be assembled that dissipate very low power per bit compared to a system where all devices are active continuously.

ADDRESSING THE RAM

The eight address pins on the device are time multiplexed with two separate 8-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe and the column

address strobe. A total of sixteen address bits will decode one of the 65,536 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system. designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 64K RAM; one is called the page mode cycle (described later) where an 8-bit column address field is presented on the input pins and latched by the CAS clock, and the other is the RAS only refresh cycle (described later) where a 7-bit row address field is presented on the input pins and latched by the RAS clock. In the latter case, the most significant bit on Row Address A7 (pin 9) is not required for refresh. See bit address map for the topology of the cells and their address selection.

NORMAL READ CYCLE

A read cycle is referred to as normal read cycle to differentiate if from a page-mode-read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the \overline{RAS} clock transitioning from VIH to the VIL level. The \overline{CAS} clock must also make a transition from VIH to the VIL level at the specified tRCD timing limits when the column addresses are latched. Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the \overline{CAS} clock must be active before or at

CURRENT WAVEFORMS

FIGURE 25 - SUPPLY CURRENT versus SUPPLY VOLTAGE DURING POWER UP, \overline{RAS} , $\overline{CAS} = V_{CC}$





FIGURE 26 — SUPPLY CURRENT versus SUPPLY VOLTAGE DURING POWER UP, RAS, CAS = VSS





MOTOROLA Semiconductor Products Inc. -

the tRCD maximum specification for an access (data valid) from the \overline{RAS} clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the \overline{CAS} clock active transition will determine read access time. The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available, as noted in the functional block diagram, Figure 24. This gating feature on the \overline{CAS} clock will allow the external \overline{CAS} signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

Once the clocks have become active, they must stay active for the minimum (tRAS) period for the \overline{RAS} clock and the minimum (tCAS) period for the \overline{CAS} clock. The \overline{RAS} clock must stay inactive for the minimum (tRP) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. The \overline{CAS} clock can remain active for a maximum of 10 ns (t_{CRP}) into the next cycle. To perform a read cycle, the write (\overline{W}) input must be held at the V_{IH} level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the Write $\overline{(W)}$ clock must go active (V_{|L} level) at or before the \overline{CAS} clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as a early write cycle. In an early write cycle, the write clock and the data in is referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tcwL) and the row strobe to write lead time (tcwL) and the row strobe to write lead time (tcwL) and the row strobe to strice lead time (tcwL) and the write cycle: the column strobe to write lead time (tcwL) and the row strobe to write lead time (tcwL) and the row strobe to strice lead time (tcwL) and the write operation has started (W clock at V_{|L} level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the \overline{CAS} goes low which is beyond twcs minimum time. Thus the parameters tcwl and trwl must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write (\overline{W}) clock can occur much later in time with respect to the active transition of the \overline{CAS} clock. This time could be as long as 10 microseconds — [trwl + trp + 2Tt].

At the start of a write cycle, the data out is in a three-state condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write (W) clock prevents the CAS clock from enabling the data-out buffers as noted in Functional Block Diagram. The three-state condition (high impedance) of the Data Out Pin during a write cycle can be effectively utilized in a system that has a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

READ-MODIFY-WRITE AND READ-WHILE-WRITE CYLES

As the name implies, both a read and a write cycle is accomplished at a selected bit during a single access. The read-modify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write (\overline{W}) clock at the V_{IH} level until the read data occurs at the device access time (t_{RAC}) . At this time the write (\overline{W}) clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle, the following parameters (tRWD, tCWD) play an important role. A read-while-write cycle starts as a normal read cycle with the write (\overline{W}) clock being asserted at minimum tRWD or minimum tCWD time, depending upon the application. This results in starting a write operation to the selected cell even before data out occurs. The minimum specification on tRWD and tCWD assures that data out does occur. In this case, the data in is set up with respect to write (\overline{W}) clock active edge

PAGE-MODE CYCLES

Page mode operation allows faster successive data operations at the 256 column locations. Page access (tCAC) is typically half the regular RAS clock access (tRAC) on the Motorola 64K dynamic RAM. Page mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 8-bit column address field. There are two controlling factors that limit the access to all 256 column locations in one RAS clock active operation. These are the refresh interval of the device (2 ms/128 = 15.6 microseconds) and the maximum active time specification for the RAS clock (10 microseconds). Since 10 microseconds is the smaller value, the maximum specification of the RAS clock on time is the limiting factor of the number of sequential page accesses possible. Ten microseconds will provide approximately (10 microseconds/page mode cycle time) 50 successive page accesses for every row address selected before the RAS clock is reset.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (tCAS), and CAS clock precharge time (tCP) and two transitions. In addition to read and write cycles, a readmodify-write cycle can also be performed in a page mode operation. For a read-modify-write or read-while-write type cycle, the conditions normal to that mode of operation will apply in the page mode also. The page mode cycles illustrated show a series of sequential reads separated by a series of sequential writes. This is just one mode of operation. In practice, any combination of read, write and readmodify-write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to



MOTOROLA Semiconductor Products Inc.

degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 2 ms. This is accomplished by sequentially cycling through the 128 row address locations every 2 ms, or at least one row every 15.6 microseconds. A normal read or write operation to the RAM will serve to refresh all the bits (256) associated with that particular row decoded.

 \overline{RAS} Only Refresh — When the memory component is in standby the \overline{RAS} only refresh scheme is employed. This refresh method performs a \overline{RAS} only cycle on all 128 row addresses every 2 ms. The row addresses are latched in with the \overline{RAS} clock, and the associated internal row locations are refreshed. As the heading implies, the \overline{CAS} clock is not required and should be inactive or at a VIH level to conserve

PIN ASSIGNMENT COMPARISON

M	ICM4116	MC	M4517	MCM663	32A
VBB 1	16 V _{SS}	N/C TI	16 V _{SS}	REFRESH 1	16 2 VSS
D C 2	15 🕽 ČAS	D d 2	15 CAS	D C 2	15 CAS
₩ 🕻 3	14 0	₩ t 3	14 p Q	₩ 1 3	14 þ Q
RAS 1 4	13 5 A6	RAS L 4	13 1 A6	RAS 🛚 4	13 1 A6
A0 t 5	12 1 A3	A0 t 5	12 b A3	A0 d 5	12 1 A3
A2 C 6	11 3 A4	A2 ¢ 6	11 þ A4	A2 0 6	11 h A4
A1 1 7	10 1 A5	A1 t 7	10 b A5	A1 [7	10 1 A5
V _{DD} (8	9) VCC	∨ _{CC} 1 8	9 N/C	∨ _{CC} t 8	9 A7
м	CM6633A	MCM	16664A	MCM66	65A
N/C d 1	16 VSS	REFRESH 1	16 ∨ _{SS}	N/CE 1	16 V _{SS}
D C 2	16 V _{SS} 15 CAS	REFRESH 1 1 D 1 2	16 V _{SS} 15 CĀS	N/C 1 1 0 1 2	16 V _{SS}
٦,	- F 133	1 -			1
D c 2	15 3 CAS	D C 2	15 2 CĀŠ	D c 2	15 CAS
D t 2 W t 3	15 1 ČĀS	□ □ 2 ₩ □ 3	15 1 CĀŠ 14 1 Q	D c 2 ₩ c 3	15 0 CAS 14 0 Q
D C 2 W C 3 RAS C 4	15 D CAS 14 D Q 13 D A6	D t 2 W t 3 RAS t 4	15 3 CAS 14 3 Q 13 3 A6	D C 2 W C 3 RAS C 4	15 1 CAS 14 1 Q 13 1 A6
D C 2 W C 3 RAS C 4 A0 C 5	15 D CAS 14 D Q 13 D A6 12 D A3	D C 2 W C 3 RAS C 4 AO C 5	15	D C 2 W C 3 RAS C 4 A0 C 5	15 1 CAS 14 1 Q 13 1 A6 12 1 A3

PIN VARIATIONS

PIN NUMBER	MCM4116	MCM4517	MCM6632A	MCM6663A	MCM6664A	MCM6665A
1	VBB(-5 V)	N/C	REFRESH	N/C	REFRESH	N/C
8	V _{DD} (+12 V)	Vcc	VCC	Vcc	VCC	Vcc
9	V _{CC} (+5 V)	N/C	Α7	A7	A7	A7

PACKAGE DIMENSIONS




r-C

L SUFFIX CERAMIC PACKAGE CASE 690-13

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	20.07	20.57	0:790	0.810	
В	7.11	7.62	0.280	0.300	
С	2.67	4.19	0.105	0.165	
D	0.38	0.53	0.015	0.021	
F	0.76	1.52	0.030	0.060	
G	2.54	BSC	0.100 BSC		
Н	0.76	1.78	0.030	0.070	
J	0.20	0.30	0.008	0.012	
K	3.18	5.08	0.125	0.200	
L	7.62	BSC	0.300	BSC	
M		100	***	100	
N	0.38	1.52	0.015	0.060	

NOTES

- 1. -A- AND -8- ARE DATUMS.
- 2. -T- IS SEATING PLANE
- 4. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



P SUFFIX PLASTIC PACKAGE CASE 648-05

NOTES:

- LEADS WITHIN 0.13 mm
 (0.005) RADIUS OF TRUE
 POSITION AT SEATING
 PLANE AT MAXIMUM
 MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9, and 16).
- 5. ROUNDED CORNERS OPTIONAL.

1	MILLIM	ETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	18.80	21.34	0.740	0.840		
В	6.10	6.60	0.240	0.260		
C	4.06	5.08	0.160	0.200		
D	0.38	0.53	0.015	0.021		
F	1.02	1.78	0.040	0.070		
G	2.54	BSC	0.100	BSC		
Ĥ	0.38	2.41	0.015	0.095		
J	0.20	0.38	0.008	0.015		
K	2.92	3.43	0.115	0.135		
I	7.62	BSC	0.300	BSC		
M·	00	100	00	100		
N	0.51	1.02	0.020	0.040		



MOTOROLA Semiconductor Products Inc. -

						Pin 8										
			A4 A3 A2 A1 A0 A5 A4 A3 A2 A1 A0						С	Colum	ın Ad	dress	0 S			
		R	ow				Hex] FE	Dec 254	A7	A6	A3	A4	A 5	A2 1	A0	A
							FF	255 252	1	1	1	1	1	1	1	1
		 					FD FA	253 250	1	1	1	1	1	0	0	1
							FB F8	251 248	1	1	1	1	1	0	1	1
							F9	249	1	1	1	1	1	0	0	١
							CO C1	192 193	1	1	0	0	0	0	0	1
							BF BE	191 190	1	0	1	1	1	1	1	0
							83	131	١	0	0	0	0	0	1	1
sses							82 81	130 129	1	0	0	0	0	0	0	1
Addre		 					80 7E	128	0	0	0	1	0	0	0	-(
Column Addresses							7F 7C	127 124	0	1	1	1	1	1	0	1
Col								•								
							42	66	J	,	0	0	0	0	1	(
							43 40	67 64	0	1	0	0	0	0	0	
							41 3F	65 63	0	0	1	1	1	1	1	_
		 				2258	3E 3D	62	C	0	1	1	1	1	0	
	916					0110		:								
		 				0	04 03	4	0	0	0	0	0	0	0	(
	7 700 7 7 7 00 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					0100 11000 11000	02 01	2	0	0	0	0	0	0	0	(
ex	E 12	 	Lai sa		868	2325]∞ -	0	0	0	0	0	0	0	0	(
			126			408-										
Ξ	255		0			00										
A2 A	0 -					00										
A 4						000										
A5				-	000	0000	0									
A	, ,			0	000	0000	0									
A3				0	000	0000	0									
				0	000	0000	0									
\ \{\}			00	0	000	0000	0									
							D	ata S	tored	d = [D _{in} e	• A ₀	χ ⊕ /	Α1Υ		
							Co	olumn idress A 1	. [ow Irese	i	De	nta red		
							_	0	+	-	<u> </u>	+		ue	-	
								0			1		Inve	rted		
								1		(0		Inve	rted		

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others



MOTOROLA Semiconductor Products Inc.



8085A/8085A-2 SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSORS

- Single +5V Power Supply
- 100% Software Compatible with 8080A
- 1.3 μs Instruction Cycle (8085A);
 0.8 μs (8085A-2)
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is non-Maskable) Plus an 8080Acompatible interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64k Bytes of Memory

The Intel® 8085A is a complete 8 bit parallel Central Processing Unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085A (CPU), 8156 (RAM/IO) and 8355/8755A (ROM/PROM/IO)] while maintaining total system expandability. The 8085A-2 is a faster version of the 8085A.

The 8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

The 8085A uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8155/8156/8355/8755A memory products allow a direct interface with the 8085A.




Figure 1. 8085A CPU Functional Block Diagram




Figure 2. 8085A Pinout Diagram

8085A FUNCTIONAL PIN DEFINITION

The following describes the function of each pin: **Function**

A8 A ₁₅ (Output, 3-state)	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.
AD ₀₋₇ (Input/Output, 3-state)	Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.
ALE (Output)	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.

 S_0 , S_1 , and IO/\overline{M} (Output)

Symbol

Machine cycle status:

IO/M	51	S 0	Status
0	0	1	Memory write
0	1	0	Memory read
1	0	1	I/O write
1	1	0	I/O read
0	1	1	Opcode fetch
1	1	1	Interrupt Acknowledge
•	0	0	Halt
•	X	X	Hold
•	X	Х	Reset
• = 3-	sta	te (high impedance)
X = u	nsp	ecif	ied

Symbol **Function**

> S₁ can be used as an advanced R/W status. IO/M,So and S1 become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.

RD READ control: A low level on RD in-(Output, 3-state) dicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer,

3-stated during Hold and Halt modes

and during RESET.

 \overline{WR} WRITE control: A low level on WR indicates the data on the Data Bus is to (Output, 3-state) be written into the selected memory

or I/O location. Data is set up at the trailing edge of WR. 3-stated during Hold and Halt modes and during READY If READY is high during a read or write (Input)

cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle.

HOLD HOLD indicates that another master is requesting the use of the address (Input) and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the

Address, Data, RD, WR, and IO/M lines are 3-stated.

HLDA

INTR

(Input)

(Output)

HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.

INTERRUPT REQUEST: is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after

an interrupt is accepted.

8085A FUNCTIONAL PIN DESCRIPTION (Continued)

Symbol	Function	Symbol	Function
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) RD during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port.		Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as RESET IN is applied.
RST 5.5 RST 6.5 RST 7.5 (Inputs)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.	RESET OUT (Output)	Indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
	The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.	X ₁ , X ₂ (Input)	X ₁ and X ₂ are connected to a crystal, LC, or RC network to drive the internal clock generator. X ₁ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal oper-
TRAP (Input)	Trap interrupt is a nonmaskable RE- START interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Inter- rupt Enable. It has the highest priority	CLK (Output)	ating frequency. Clock Output for use as a system clock. The period of CLK is twice the X ₁ , X ₂ input period.
RESET IN (Input)	of any interrupt. (See Table 1.) Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses	SID (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
	and the control lines are 3-stated dur- ing RESET and because of the asyn- chronous nature of RESET, the pro- cessor's internal registers and flags	SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
	may be altered by RESET with unpre- dictable results. RESET IN is a	V _{CC} V _{SS}	+5 volt supply. Ground Reference.
		*33	Ground helefende.

TABLE 1. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (fatched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

NOTES:

- (1) The processor pushes the PC on the stack before branching to the indicated address.
- (2) The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

FUNCTIONAL DESCRIPTION

The 8085A is a complete 8-bit parallel central processor. It is designed with N-channel depletion loads and requires a single ± 5 volt supply. Its basic clock speed is 3 MHz $\pm 8085A$ or 5 MHz $\pm 8085A$ -2 , thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The cpu $\pm 8085A$ -1 a RAM/IO ± 8156 -1, and a ROM or EPROM/IO chip ± 8355 or $\pm 8755A$ -1.

The 8085A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags - 8-bit space :

The 8085A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state clock cycle of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal ALE. During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085A provides \overline{RD} , \overline{WR} , S_0 , S_1 , and IO/\overline{M} signals for bus control. An Interrupt Acknowledge signal (\overline{INTA}) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The 8085A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

INTERRUPT AND SERIAL I/O

The 8085A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART saving the program counter in the stack and branching to the RESTART address; if the interrupts are enabled and if the interrupt mask is not set. The non-maskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are *high level-sensitive* like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is *rising edge-sensitive*.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. See Section 5.2.7. The RST 7.5 request flip-flop remains

set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. See SIM, Chapter 5.

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP — highest priority, RST 7.5, RST 6.5, RST 5.5, INTR — lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both *edge and level sensitive*. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the 8085A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.




Figure 3. TRAP and RESET IN Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that Interrupts are disabled. See the description of the RIM instruction in Chapter 5.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.

DRIVING THE X1 AND X2 INPUTS

You may drive the clock inputs of the 8085A or 8085A-2 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the 8085A is operated with a 6 MHz crystal (for 3 MHz clock), and the 8085A-2 can be operated with a 10 MHz crystal (for 5 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

C_L (load capacitance) ≤ 30 pf

 C_s (shunt capacitance) ≤ 7 pf R_s (equivalent shunt resistance) ≤ 75 Ohms

Drive level: 10 mW

Frequency tolerance: ±.005% (suggested)

Note the use of the 20 pF capacitor between $\rm X_2$ and ground. This capacitor is required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC circuit may be used as the frequency-determining network for the 8085A, providing that its frequency tolerance of approximately $\pm 10\%$ is acceptable. The components are chosen from the formula:


$$f = \frac{1}{2\pi\sqrt{L(C_{ext} + C_{int})}}$$

To minimize variations in frequency, it is recommended that you choose a value for C_{ext} that is at least twice that of C_{int}, or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.


An RC circuit may be used as the frequency-determining network for the 8085A if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 4 shows the recommended clock driver circuits. Note in D and E that pullup resistors are required to assure that the high level voltage of the input is at least 4 V.


For driving frequencies up to and including 6 MHz you may supply the driving signal to X_1 and leave X_2 open-circuited (Figue 4D). If the driving frequency is from 6 MHz to 10 MHz, stability of the clock generator will be improved by driving both X_1 and X_2 with a push-pull source (Figure 4E). To prevent self-oscillation of the 8085A, be sure that X_2 is not coupled back to X_1 through the driving circuit.




A. Quartz Crystal Clock Driver




B. LC Tuned Circuit Clock Driver



C. RC Circuit Clock Driver



D. 1-6 MHz Input Frequency External Clock Driver Circuit



E. 1-10 MHz Input Frequency External Clock Driver Circuit

Figure 4. Clock Driver Circuits

GENERATING AN 8085A WAIT STATE

If your system requirements are such that slow memories or peripheral devices are being used, the circuit shown in Figure 5 may be used to insert one WAIT state in each 8085A machine cycle

The D flip-flops should be chosen so that

- · CLK is rising edge-triggered
- · CLEAR is low-level active.




Figure 5. Generation of a Wait State for 8085A CPU

As in the 8080, the READY line is used to extend the read and write pulse lengths so that the 8085A can be used with slow memory. HOLD causes the cpu to relinquish the bus when it is through with it by floating the Address and Data Buses.

SYSTEM INTERFACE

The 8085A family includes memory components, which are directly compatible to the 8085A cpu. For example, a system consisting of the three chips, 8085A, 8156, and 8355 will have the following features:

- 2K Bytes ROM
- 256 Bytes RAM
- 1 Timer/Counter
- 4 8-bit I/O Ports
- 1 6-bit I/O Port
- 4 Interrupt Levels
- Serial In/Serial Out Ports

This minimum system, using the standard I/O technique is as shown in Figure 6.

In addition to standard I/O, the memory mapped I/O offers an efficient I/O addressing technique. With this technique, an area of memory address space is assigned for I/O address, thereby, using the memory address for I/O manipulation. Figure 7 shows the system configuration of Memory Mapped I/O using 8085A.

The 8085A cpu can also interface with the standard memory that does *not* have the multiplexed address/data bus. It will require a simple 8212 (8-bit latch) as shown in Figure 8.




Figure 6. 8085A Minimum System (Standard I/O Technique)




Figure 7. MCS-85™ Minimum System (Memory Mapped I/O)




Figure 8. MCS-85™ System (Using Standard Memories)

BASIC SYSTEM TIMING

The 8085A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 9 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/ \overline{M} , S_1 , S_0) and the three control signals (\overline{RD} , \overline{WR} , and \overline{INTA}). (See Table 2.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the T_1 state, at the outset of each machine cycle. Control lines \overline{RD} and \overline{WR} become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 3.

TABLE 2. 8085A MACHINE CYCLE CHART

MAGUNE OVOLE		STAT	us		CONTROL			
MACHINE CYCLE		10/M	SI	S0	ŘĎ	WR	INTA	
OPCODE FETCH	(OF)	0	1	1	0	1	1	
MEMORY READ	(MR)	0	1	0	0	1	1	
MEMORY WRITE	(MW)	0	0	1	1	0	1	
I/O READ	(IOR)	1	1	0	0	1	1	
I/O WRITE	(IOW)	1	0	1	1	0	1	
ACKNOWLEDGE								
OF INTR	(INA)	1	1	1	1	7	0	
BUSIDLE	(BI): DAD	0	1	0	1	1	1	
	ACK. OF							
	RST,TRAP	1	1	1	1	1	1	
	HALT	TS	0	0	TS	TS	1	

TABLE 3. 8085A MACHINE STATE CHART

		Stat	us & Bu	ses	Control				
Machine State	\$1,80	ю/М	A ₈ -A ₁₅	AD ₀ -AD ₇	RD,WR	INTA	ALE		
т,	Х	×	×	×	1	1	1*		
T ₂	X	×	×	×	X	×	0		
TWAIT	×	×	×	×	Х	×	0		
Т3	×	×	×	×	Х	×	0		
Τ4	1	0.	×	TS	1	1	0		
Υ_5	1	0.	×	TS	1	1	0		
Τ ₆	1	0.	×	TS	1	1	0		
TRESET	х	TS	TS	TS	TS	1	0		
THALT	0	TS	TS	TS	TS	1	0		
THOLD	×	TS	TS	TS	TS	1	0		

^{0 -} Logic ''0'' 1 Logic ''1''

t IO/M ± 1 during T₄ -T₆ of INA machine cycle




Figure 9. 8085A Basic System Timing

TS · High Impedance

^{*} ALE not generated during 2nd and 3rd machine cycles of DAD instruction

TABLE 4. ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1.5 Watt

'COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 5. D.C. CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%; V_{SS} = 0V; \text{unless otherwise specified})$

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	+0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	٧	
VoL	Output Low Voltage		0.45	V	I _{OL} = 2mA
V _{он}	Output High Voltage	2.4		V	I _{OH} = -400μA
cc	Power Supply Current		170	mA	
I _{IL}	Input Leakage		±10	μА	V _{in} = V _{CC}
LO	Output Leakage		±10	μΑ	0.45V ≤ V _{out} ≤ V _{CC}
VILR	Input Low Level, RESET	~0.5	+0.8	V	
VIHR	Input High Level, RESET	2.4	V _{CC} +0.5	V	
V _{HY}	Hysteresis, RESET	0.25		V	

TABLE 6. A.C. CHARACTERISTICS

 $T_A = 0 \,^{\circ}\text{C} \text{ to } 70 \,^{\circ}\text{C}; \ V_{CC} = 5V \pm 5\%; \ V_{SS} = 0V$

Symbol	Parameter	808	5A ^[2]		A-2 ^[2] minary)	Units
· ,		Min.	Max.	Min.	Max.	
tcyc	CLK Cycle Period	320	2000	200	2000	ns
t ₁	CLK Low Time (Standard CLK Loading)	80		40		ns
t ₂	CLK High Time (Standard CLK Loading)	120		70		ns
t _r ,t _f	CLK Rise and Fall Time		30		30	ns
t _{XKR}	X ₁ Rising to CLK Rising	30	120	30	100	ns
t _{XKF}	X ₁ Rising to CLK Falling	30	150	30	110	ns
tAC	A ₈₋₁₅ Valid to Leading Edge of Control ^[1]	270		115		ns
tACL	A ₀₋₇ Valid to Leading Edge of Control	240		115		ns
t _{AD}	A ₀₋₁₅ Valid to Valid Data In		575		350	ns
tAFR	Address Float After Leading Edge of	}				
	READ (INTA)		0	1	0	ns
t _{AL}	A ₈₋₁₅ Valid Before Trailing Edge of ALE ^[1]	115		50		ns
tALL	A ₀₋₇ Valid Before Trailing Edge of ALE	90		50		ns
tARY	READY Valid from Address Valid		220		100	ns
tCA	Address (A ₈₋₁₅) Valid After Control	120		60	1	ns
tcc	Width of Control Low (RD, WR, INTA)	1]	
	Edge of ALE	400		230	1	ns
t _{CL}	Trailing Edge of Control to Leading Edge		 	ł	1	
	of ALE	50		25	Ì	ns
t _{DW}	Data Valid to Trailing Edge of WRITE	420		230		ns
t _{HABE}	HLDA to Bus Enable		210		150	ns
t _{HABF}	Bus Float After HLDA		210	İ	150	ns
t _{HACK}	HLDA Valid to Trailing Edge of CLK	110	Ì	40		ns
t _{HDH}	HOLD Hold Time	0		0		ns
tHDS	HOLD Setup Time to Trailing Edge of CLK	170		120		ns
tinh	INTR Hold Time	0		0		ns
tins	INTR, RST, and TRAP Setup Time to			i		
[Falling Edge of CLK	160		150		ns
tLA	Address Hold Time After ALE	100		50		ns
t _{LC}	Trailing Edge of ALE to Leading Edge	1				
	of Control	130		60		пѕ
tLCK	ALE Low During CLK High	100		50		ns
tLDR	ALE to Valid Data During Read		460		270	ns
tLDW	ALE to Valid Data During Write		200		120	ns
t _{LL}	ALE Width	140		80	İ	ns
tLRY	ALE to READY Stable		110		30	ns

Table 6. A.C. Characteristics (Cont.)

Symbol	Parameter	808	5A ^[2]		A-2 ^[2] ninary)	Units
		Min.	Max.	Min.	Max.	1
^t RAE	Trailing Edge of READ to Re-Enabling of Address	150		90		ns
t _{RD}	READ (or INTA) to Valid Data		300		150	ns
^t RV	Control Trailing Edge to Leading Edge of Next Control	400		220		ns
^t RDH	Data Hold Time After READ INTA ^[7]	0		0		ns
^t RYH	READY Hold Time	0		0		ns
^t RYS	READY Setup Time to Leading Edge of CLK	110		100		กร
twp	Data Valid After Trailing Edge of WRITE	100		60		ns
twdL	LEADING Edge of WRITE to Data Valid		40	!	20	ns

Notes:

- A₈·A₁₅ address Specs apply to IO/M̄. S₀, and S₁ except A₈·A₁₅ are undefined during T₄·T₆ of OF cycle whereas IO/M̄. S₀, andS₁ are stable.
- 2. Test conditions: $t_{CYC} = 320 \text{ ns} (8085 \text{A})/200 \text{ ns} (8085 \text{A} \cdot 2)$; $C_L = 150 \text{ pF}$.
- 3. For all output timing where C_L = 150 pF use the following correction factors: $25\,\text{pF} \le C_L \le 150\,\text{pF}$: $-0.10\,\text{ns/pF}$ $150\,\text{pF} < C_L \le 300\,\text{pF}$: $+0.30\,\text{ns/pF}$
- 4 Output timings are measured with purely capacitive load.
- 5. All timings are measured at output votage $V_L = 0.8V$. $V_H = 2.0V$, and 1.5V with 20 ns rise and fall time on inputs.
- 6. To calculate timing specifications at other values of $t_{\mbox{\scriptsize CYC}}$ use Table 7
- 7. Data hold time is guaranteed under all loading conditions

Input Waveform for A.C. Tests:



TABLE 7. BUS TIMING SPECIFICATION AS A $\mathbf{T}_{\mathrm{CYC}}$ DEPENDENT

8085A

¹ _{AL}	_	(1/2) T - 45	MIN
t _{LA}	-	(1/2) T - 60	MIN
[†] LL		(1/2) T - 20	MIN
tLCK	-	(1/2) T - 60	MIN
tLC	-	(1/2) T - 30	MIN
^t AD		(5/2 + N) T - 225	MAX
^t RD	-	(3/2 + N) T - 180	MAX
^t RAE		(1/2) T - 10	MIN
t _{CA}	_	(1/2) T - 40	MIN
t _{DW}	_	(3/2 + N) T - 60	MIN
t _{WD}	_	(1/2) T - 60	MIN
tcc	_	(3/2 + N) T - 80	MIN
t _{CL}	_	(1/2) T - 110	MIN
^t ARY		(3/2) T - 260	MAX
tHACK		(1/2) T - 50	MIN
t _{HABF}	-	(1/2) T + 50	MAX
THABE	_	(1/2) T + 50	MAX
^t AC	_	(2/2) T - 50	MIN
t 1		(1/2) T - 80	MIN
t ₂	-	(1/2) T - 40	MIN
t _{RV}	-	(3/2) T ~ 80	MIN
^t LDR	-	(4/2) T - 180	MAX

NOTE: N is equal to the total WAIT states.

T = tCYC.

8085A-2 (Preliminary)

t _{AL}		(1/2) T - 50	MIN
t _{LA}	_	(1/2) T - 50	MIN
t _{LL}	_	(1/2) T - 20	MIN
t _{LCK}	~-	(1/2) T - 50	MIN
t _{LC}	-	(1/2) T - 40	MIN
t _{AD}		(5/2 + N) T - 150	MAX
^t RD		(3/2 + N) T - 150	MAX
t _{RAE}	-	(1/2) T - 10	MIN
t _{CA}		(1/2) T - 40	MIN
t _{DW}	_	(3/2 + N) T - 70	MIN
t _{WD}	_	(1/2) T - 40	MIN
tcc	_	(3/2 + N) T - 70	MIN
t _{CL}	_	(1/2) T - 75	MIN
tary	_	(3/2) T - 200	MAX
t _{HACK}		(1/2) T - 60	MIN
tHABF		(1/2) T + 50	MAX
t _{HABE}	-	(1/2) T + 50	MAX
tAC	-	(2/2) T - 85	MIN
t ₁	_	(1/2) T - 60	MIN
t ₂	-	(1/2) T - 30	MIN
t _{RV}	-	(3/2) T - 80	MIN
t _{LDR}		(4/2) T - 130	MAX

NOTE: N is equal to the total WAIT states.

 $T = t_{CYC}$





Figure 10. Clock Timing Waveform








Figure 11. 8085A Bus Timing, With and Without Wait

Hold Operation




Figure 12. 8085A Hold Timing.




Figure 13. 8085A Interrupt and Hold Timing

8085A INSTRUCTION SET SUMMARY BY FUNCTIONAL GROUPING Table 6-1

										Tab	1e 6-1										
		_	_			Code							_	_		uction			_	_	_
Mnemonic	Description	07	D6	D ₅	D ₄	83	D ₂	D ₁	00	Page	Mnemonic	Description	07	D6	D ₅	D4	03	D ₂	D ₁	DO	Page
MOVE, L	OAD, AND STORE																				
MOVr1 r2	Move register to register	0	ī	D	D	D	S	S	S	5.4	CZ	Call on zero	1	1	0	0	1	1	0	0	5-14
MOV M.r	Move register to memory	0	1	1	1	0	S	S	S	5.4	CNZ	Call on no zero	1	1	0	0	0	1	Π	0	5.14
MOV r.M	Move memory to register	0	1	D	D	D	1	3	O	5.4	CP	Call on positive	1	1	1	1	0	1	0	0	5-14
MVIr	Move immediate register	0	0	0	D	D	1	1	0	5.4	CM	Call on minus	1	1	1	1	ï	1	0	0	5-14
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	5.4	CPE	Call on parity even	1	1	1	0	1	1	0	0	5-14
LXIB	Load immediate register	0	0	0	0	0	0	0	1	5.5	CPO	Call on parity odd	1	1	1	٥	0	1	0	0	5-14
	Pair B & C										RETURN										
rxı D	Load immediate register	0	0	0	1	0	0	0	1	5.5	RET	Return	†	1	0	0	1	0	0	1	5-14
	Pair D & E										RC	Return on carry	1	1	0	1	1	0	G	0	5-14
LXI H	Load immediate register	0	0	1	0	0	0	0	1	5-5	RNC	Return on no carry	1	1	0	1	0	0	0	0	5.14
	Pair H & L										RZ	Return on zero	1	1	0	0	t	0	n	0	5 14
STAX 8	Store A indirect	0	0	0	0	0	0	1	0	5-6	RNZ	Return on no zero	1	1	0	G	0	0	0	0	5 14
STAX D	Store A indirect	0	0	0	1	0	0	ŧ	0	5-6	RP	Return on positive	1	1	1	1	0	0	0	0	5-14
LDAX B	Luad A indirect	0	0	0	0	ŧ	0	1	0	5.5	RM	Return on minus	1	1	1	1	1	0	0	0	5-14
FDAX D	Load A indirect	0	0	0	1	1	0	1	0	5-5	RPE	Return on parity even	1	1	1	0	1	9	0	0	5 14
STA	Store A direct	0	0	1	Ť	n	0	1	0	5.5	RPO	Return on parity odd	1	Ţ	1	0	0	0	Ü	0	5-14
LDA	Load A direct	0	0	1	1	1	0	1	0	5.5	RESTAR										
SHLD	Store H & L. direct	0	0	1	0	0	0	1	0	5.5	RST	Restart	1	1	А	А	А	1	1	1	5-14
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	5.5	INPUT/O		,	•	-	-					3.14
XCHG	Exchange D & E. H & L	1	1	1	0	1	Ð	1	1	5.6	IN		;	1	0	1	1	0	1	1	5.10
	Registers										OUT	Input	1		Û	1		0			5 16
STACK O	-											Output	. '	1	0	'	0	0	'	1	5 16
PUSH 8	Push register Pair B &	1	1	0	0	0	1	0	1	5 15		ENT AND DECREMENT		_							
011011.0	C on stack										INR r	Increment register	0	0	D	D	D	1	0	0	5.8
PUSH D	Push register Pair D & E on stack	1	1	O	1	0	1	0	1	5 15	DCR r	Decrement register	0	0	D	D	D	1	0	1	5.8
PUSH H	Push register Pair H &	ł	1	1	0	0	1	0			MANI	Increment memory	0	0	1	1	0	1	0	0	5.8
ruann	L on stack	'	'	'	0	0		0	1	5-15	DCR M	Decrement memory	0	0	1	1	0	,	0	1	5 8
PUSH PSW	Push A and Flags	1	1	1	1	0	1	0	ţ	5-15	INX B	Increment B & C	0	0	0	0	0	0	1	î	5.9
	on stack										INXD	registers Increment D & E			0		0				
POP B	Pop register Pair B &	3	1	0	0	0	0	0	1	5-15	NA D	registers	0	0	0	'	0	0	1	1	5 9
	C off stack										INX H	Increment H & L	0	0	1	0	0	0	1	1	5 9
POP 0	Pop register Pair D &	1	1	0	1	0	0	G	1	5-15		registers		· ·	,		0	0			3,
	E off stack										DCX B	-	0	0	0	0	,	0			6.0
POP H	Pop register Pair H &	1	1	1	0	0	0	0	1	5-15	DCX D	Decrement B & C Decrement D & E	0	0	0	0	1	0	,	1	5 9
	L off stack										DCX H		()	0	0			0	1	1	5.9
POP PSW	Pop A and Flags	1	1	1	1	G	0	Û	1	5-15		Decrement H & L	0	0	1	0	,	0	1	1	5-3
	off stack										ADD										
THLX	Exchange top of	ş	1	1	0	0	0	1	1	5 16	ADD r	Add register to A	1	0	0	0	0	S	S	S	5 6
00.11	stack, H & L										1 3 DA	Add register to A	1	0	fl	0	;	S	S	S	5.6
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	5-16		with carry									
LXISP	Load immediate stack	0	0	1	1	0	0	0	1	5-5	ADD M	Add memory to A	1	0	C	ŋ	0	1	1	0	5-ก
INX SP	pointer Increment stack pointer	0	0	1	1	0	0	1	1	6.0	ADC M	Add memory to A with carry	i	ŋ	0	0	1	1	!	0	5 7
DCX SP			0		,	-	0			5.9	AD1		,	,	0	0		1	,	^	1.0
DCA 3F	Decrement stack pointer	0	U	1	'	1	0	1	;	5-9	ACI	Add immediate to A	1		0	0	0	,	1	0	5 6
	pointer										AU	Add immediate to A with carry	,	1	0	Ŋ	1	,	1	0	5 7
JUMP											DADB	Add B & C to H & L	0	0	0	0	1	0	0	1	5.9
JMP	Jump unconditional	1	1	0	0	0	0	1	1	5-13	DADD	Add D & E to H & L	0	n	0	1	i	0	Ð	;	5.9
)C	Jump on carry	1	t	0	1	!	0	1	Ŋ	5.13	DADH	Add H & L to H & I.	0	0	1	0	1	0	0	1	5.9
ANC	Jamp ou uo carry	1	1	0	1	0	0	1	0	5-13	DAD SP	Add stack pointer to	ŋ	0	1	1	,			1	
JZ	Jump on zero	1	1	0	0	1	0	1	0	5-13	OMD St	H & L	"1	U		'	'	0	0		5 9
JNZ	Jump on no zero	1	Ţ	0	0	0	0	1	0	5-13	CURTRA										
JP	Jump on positive	1	1	1	1	0	0	1	0	5.13	SUBTRA										
JM	Jump an minus	1	t	1	1	1	0	ì	0	5.13	SUB	Subtract register Troin A	1	0	0	1	D	S	S	S	5.7
JPE	Jump on parity even	1	1	1	0	1	ŋ	1	0	5-13	S88 r	Solitract register from	1	0	0	1	,		S	S	()
JP0	Sump on parity odd	1	1	t	0	0	0	1	0	5 13	300	A with borrow	'	U	U	'	,	S	5	.>	5.7
PCHI	H & L to program	1	1	1	0	1	0	C.	1	5-15	SUB M	Subtract memory	1	Θ	0	1	0	1	1	Ð	5 /
	counter											from A		_	-			-		,	
CALL											S88 M	Subtract menuty from	1	0	0	1	1	1	1	0	5 8
CALL	Cali unconditional	1	1	C	0	1	1	0	t	5-13		A with horrow									
CC	Call on carry	1	1	0	1	1	1	0	Ŋ	5-14	SUI	Subtract immediate	1	1	0	1	D	1	ì	Û	5 !
CNC	Call on no carry	1	1	0	t	Û	,	0	0	5 †4		from A									

^{*}All mnemonics copyrighted - Intel Corporation 1976.

8085A INSTRUCTION SET SUMMARY (Cont'd) Table 6-1

				Instru	ction	Code	(1)								Instra	iction	Code	(1)			
Mnemonic	Description	07	06	D ₅	04	D3	02	D ₁	DO	Page	Mnemonic	Description	D7	06	05	D4	D_3	02	01	00	Page
SBI	Subtract immediate	1	1	0	1	1	1	1	0	5.8	RRC	Rotate A right	0	0	0	0	1	1	1	1	5-12
	from A with borrow										RAL	Rotate A left through	0	0	0	1	0	1	1	1	5-12
LOGICAL												carry									
ANA	And register with A	1	0	1	0	0	S	S	S	5.9	RAR	Rotate A right through	0	0	0	1	1	1	1	1	5-12
1 ARX	Exclusive OR register with A	1	0	1	0	1	S	S	S	5-10		carry									
ORAc	OR register with A	1	0	1	1	0	s	s	S	5-10	SPECIAL	S									
CMPr	Compare register with A	1	0	1	1	1	S	S	S	5-11	CMA	Complement A	0	0	1	0	1	1	1	1	5-12
ANA M	And memory with A	1	n	1	n	0	1	1	0	5-10	STC	Set carry	0	0	1	1	0	1	1	1	5-12
XRA M	Exclusive OR memory	,	0	1	n	1	,	1	0	5-10	CMC	Complement carry	0	0	1	1	1	1	1	1	5-12
71174 181	with A		٠	,	٠		•		Ů	3-10	DAA	Decimal adjust A	0	0	1	0	0	1	1	1	5-9
ORAM	OR memory with A	1	0	1	1	0	1	1	0	5-11	CONTRO										
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	5-11	LUNINU	L									
ANI	And immediate with A	1	1	1	0	0	1	1	0	5-10	EI	Enable Interrupts	1	1	1	1	1	0	1	1	5-17
XRI	Exclusive OR immediate	1	1	1	0	1	1	1	0	5-10	ום	Disable Interrupt	1	1	1	1	0	0	1	1	5-17
	with A										NOP	No operation	0	0	0	0	0	0	0	0	5-17
ORI	OR immediate with A	1	1	1	1	0	1	1	0	5-11	HLT	Halt	0	1	1	1	0	1	1	0	5-17
CPI	Compare immediate with A	1	1	1	1	1	Ť	1	0	5-11	NEW 808	5A INSTRUCTIONS									
ROTATE											RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	5-17
RLC	Rotate A left	0	0	0	0	0	1	1	1	5-11	SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	5-18

NOTES: 1. DDS or SSS: 8 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111.

^{2.} Two possible cycle times, (6/12) indicate instruction cycles dependent on condition flags,

^{*}All mnemonics copyrighted & Intel Corporation 1976.



8259A PROGRAMMABLE INTERRUPT CONTROLLER

- MCS-86TM Compatible
- MCS-80/85TM Compatible
- **Eight-Level Priority Controller**
- **■** Expandable to 64 Levels


- Programmable Interrupt Modes
- m Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- 28-Pin Dual-In-Line Package

The Intel® 8259A Programmable Interrupt Controller handles up to eight vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts without additional circuitry. It is packaged in a 28-pin DIP, uses NMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259A is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.

The 8259A is fully upward compatible with the Intel® 8259. Software originally written for the 8259 will operate the 8259A in all 8259 equivalent modes (MCS-80/85, Non-Buffered, Edge Triggered).


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RD	READ INPUT
WR	WRITE INPUT
Ao	COMMAND SELECT ADDRESS
cs	CHIP SELECT
CAS2-CASO	CASCADE LINES
SP/EN	SLAVE PROGRAM INPUT/ENABLE
INT	INTERRUPT OUTPUT
INTA	INTERRUPT ACKNOWLEDGE INPUT
IRO-IR7	INTERRUPT REQUEST INPUTS

BLOCK DIAGRAM



INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient manner so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.

The most common method of servicing such devices is the *Polled* approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuous polling cycle and that such a method would have a serious, detrimental effect on system throughput, thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desirable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete, however, the processor would resume exactly where it left off.

This method is called *Interrupt*. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.


The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. This "pointer" is an address in a vectoring table and will often be referred to, in this document, as vectoring data.


8259A BASIC FUNCTIONAL DESCRIPTION GENERAL

The 8259A is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259A's (up to 64 levels). It is programmed by the system's software as an I/O peripheral. A selection of priority modes is available to the programmer so that the manner in which the requests are processed by the 8259A can be configured to

match his system requirements. The priority modes can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.



Polled Method



Interrupt Method

INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

PRIORITY RESOLVER

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.

INTERRUPT MASK REGISTER (IMR)

The IMR stores the bits which mask the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.

INT (INTERRUPT)

This output goes directly to the CPU interrupt input. The V_{OH} level on this line is designed to be fully compatible with the 8080A, 8085A and 8086 input levels.

INTA (INTERRUPT ACKNOWLEDGE)

 $\overline{\text{INTA}}$ pulses will cause the 8259A to release vectoring information onto the data bus. The format of this data depends on the system mode (μPM) of the 8259A.

DATA BUS BUFFER

This 3-state, bidirectional 8-bit buffer is used to interface the 8259A to the system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

READ/WRITE CONTROL LOGIC

The function of this block is to accept OUTput commands from the CPU. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259A to be transferred onto the Data Bus.

CS (CHIP SELECT)


A LOW on this input enables the 8259A. No reading or writing of the chip will occur unless the device is selected.

WR (WRITE)


A LOW on this input enables the CPU to write control words (ICWs and OCWs) to the 8259A.

RD (READ)

A LOW on this input enables the 8259A to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR), or the Interrupt level onto the Data Bus.



8259A Block Diagram



8259A Block Diagram

A_0

This input signal is used in conjunction with \overline{WR} and \overline{RD} signals to write commands into the various command registers, as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.

THE CASCADE BUFFER/COMPARATOR

This function block stores and compares the IDs of all 8259A's used in the system. The associated three I/O pins (CASO-2) are outputs when the 8259A is used as a master and are inputs when the 8259A is used as a slave. As a master, the 8259A sends the ID of the interrupting slave device onto the CASO-2 lines. The slave thus selected will send its preprogrammed subroutine address onto the Data Bus during the next one or two consecutive INTA pulses. (See section "Cascading the 8259A".)

INTERRUPT SEQUENCE

The powerful features of the 8259A in a microcomputer system are its programmability and the interrupt routine addressing capability. The latter allows direct or indirect jumping to the specific interrupt routine requested without any polling of the interrupting devices. The normal sequence of events during an interrupt depends on the type of CPU being used.


The events occur as follows in an MCS-80/85 system:

- One or more of the INTERRUPT REQUEST lines (IR7-0) are raised high, setting the corresponding IRR bit(s).
- The 8259A evaluates these requests, and sends an INT to the CPU, if appropriate.
- 3. The CPU acknowledges the INT and responds with an INTA pulse.
- 4. Upon receiving an INTA from the CPU group, the highest priority ISR bit is set, and the corresponding IRR bit is reset. The 8259A will also release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
- 5. This CALL instruction will initiate two more INTA pulses to be sent to the 8259A from the CPU group.
- 6. These two INTA pulses allow the 8259A to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is released at the first INTA pulse and and the higher 8-bit address is released at the second INTA pulse.
- 7. This completes the 3-byte CALL instruction released by the 8259A. In the AEOI mode the ISR bit is reset at the end of the third INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt sequence.


The events occurring in an MCS-86 system are the same until step 4.

- 4. Upon receiving an INTA from the CPU group, the highest priority ISR bit is set and the corresponding IRR bit is reset. The 8259A does not drive the Data Bus during this cycle.
- The MCS-86 CPU will initiate a second INTA pulse. During this pulse, the 8259A releases an 8-bit pointer onto the Data Bus where it is read by the CPU.
- 6. This completes the interrupt cycle. In the AEOI mode the ISR bit is reset at the end of the second INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

If no interrupt request is present at step 4 of either sequence (i.e., the request was too short in duration) the 8259A will issue an interrupt level 7. Both the vectoring bytes and the CAS lines will look like an interrupt level 7 was requested.



8259A Block Diagram



8259A Interface to Standard System Bus

8259A

INTERRUPT SEQUENCE OUTPUTS

MCS-80/85 SYSTEM

This sequence is timed by three $\overline{\text{INTA}}$ pulses. During the first $\overline{\text{INTA}}$ pulse the CALL opcode is enabled onto the data bus.

Content of First Interrupt Vector Byte

	D7	D6	D5	D4	D3	D2	D1	D0
CALL CODE	1	1	0	0	1	1	0	1

During the second $\overline{\text{INTA}}$ pulse the lower address of the appropriate service routine is enabled onto the data bus. When Interval = 4 bits A_5 - A_7 are programmed, while A_0 - A_4 are automatically inserted by the 8259A. When Interval = 8 only A_6 and A_7 are programmed, while A_0 - A_5 are automatically inserted.

Content of Second Interrupt Vector Byte

IR				Inte	erval = 4			
	D/7	D6	D5	D4	D3	D2	D1	D0
7	A.T	A6	A5	1	1	1	0	0
6	Α7	A6	A 5	1	1	0	0	0
5	A7	A6	A.5	1	0	1	0	0
4	A7	A6	A5	1	0	0	0	0
3	A.7	A6	A5	0	1	1	0	0
2	A7	A 6	A .5	0	1	0	0	0
1	A7	A6	A5	0	0	1	0	0
0	A.7	AS	A5	0	0	0	0	0

IR		Interval = 8													
	D7	D6	D5	D4	D3	D2	D1	D0							
77	A.7	A6	1	1	1	0	0	0							
6	Α7	A6	1	1	0	0	0	0							
5	A7	A6	1	0	1	0	0	0							
4	A7	A6	1	Ø	a	O	Ō	Ó							
3	A7	A6	0	1	1	0	0	0							
2	A7	A6	0	1	0	0	0	0							
1	A7	A6	0	0	1	0	0	0							
0	A7	A6	0	0	0	0	0	0							

During the third $\overline{\text{INTA}}$ pulse the higher address of the appropriate service routine, which was programmed as byte 2 of the initialization sequence (A₈-A₁₅), is enabled onto the bus.

Content of Third Interrupt Vector Byte

	D6						
A15	A14	A13	A12	A11	A10	A9	A8

MCS-86 SYSTEM

MCS-86 mode is similar to MCS-80 mode except that only two Interrupt Acknowledge cycles are issued by the processor and no CALL opcode is sent to the processor. The first interrupt acknowledge cycle is similar to that of MCS-80/85 systems in that the 8259A uses it to internally freeze the state of the interrupts for priority resolution and as a master it issues the interrupt code on the cascade lines at the end of the INTA pulse. On this first cycle it does not issue any data to the processor and leaves its data bus buffers disabled. On the second interrupt acknowledge cycle in MCS-86 mode the master (or slave if so programmed) will send a byte of data to the processor with the acknowledged interrupt code composed as follows (note the state of the ADI mode control is ignored and A5-A11 are unused in MCS-86 mode):

Content of Interrupt Vector Byte for MCS-86 System Mode

	D7	D6	D5	D4	D3	D2	D1	D0
IR7	A15	A14	A13	A12	A11	11	1	1
IR6	A15	A14	A13	A12	A11	1	1	0
IR5	A15	A14	A13	A12	A11	1	0	1
IR4	A15	A14	A13	A12	A11	1	0	0
IR3	A15	A14	A13	A12	A11	0	1	1
IR2	A15	A14	A13	A12	A11	0	1	0
IR1	A15	A14	A13	A12	A11	0	0	1
IR0	A15	A.14	A-1-3-	A12	A11	0	6	0

8259A

PROGRAMMING THE 8259A

The 8259A accepts two types of command words generated by the CPU:

- Initialization Command Words (ICWs): Before normal operation can begin, each 8259A in the system must be brought to a starting point by a sequence of 2 to 4 bytes timed by WR pulses. This sequence is described in Figure 1.
- Operation Command Words (OCWs): These are the command words which command the 8259A to operate in various interrupt modes. These modes are:
 - a. Fully nested mode
 - b. Rotating priority mode
 - c. Special mask mode
 - d. Polled mode

The OCWs can be written into the 8259A anytime after initialization.

INITIALIZATION

GENERAL

Whenever a command is issued with A0=0 and D4=1, this is interpreted as Initialization Command Word 1 (ICW1). ICW1 starts the initialization sequence during which the following automatically occur.

- a. The edge sense circuit is reset, which means that following initialization, an interrupt request (IR) input must make a low-to-high transition to generate an interrupt.
- b. The Interrupt Mask Register is cleared.
- c. IR 7 input is assigned priority 7.
- d. The slave mode address is set to 7.
- e. Special Mask Mode is cleared and Status Read is set to IRR.
- f. If IC4 = 0, then all functions selected in ICW4 are set to zero. (Non-Buffered mode*, no Auto-EOI, MCS-80/ 85 system).
- *Note: Master/Slave in ICW4 is only used in the buffered mode.

A ₀	D ₄	D ₃	RD	WR	CS	INPUT OPERATION (READ)
0			0	1	0	IRR, ISR or Interrupting Level DATA BUS (Note 1)
1			0	1	0	IMR → DATA BUS
						OUTPUT OPERATION (WRITE)
0	0	0	1	0	0	DATA BUS -> OCW2
0	0	1	1	0	0	DATA BUS → OCW3
0	1	X	1	0	0	DATA BUS→ICW1
1	X	X	1	0	0	DATA BUS → OCW1, ICW2, ICW3, ICW4 (Note 2)
						DISABLE FUNCTION
X	Х	Х	1	1	0	DATA BUS -> 3-STATE
X	X	X	X	X	1	DATA BUS → 3-STATE

Notes: 1. Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the READ operation.

2. On-chip sequencer logic queues these commands into proper sequence

8259A Basic Operation

INITIALIZATION COMMAND WORDS 1 AND 2 (ICW1, ICW2)

A₅-A₁₅: Page starting address of service routines. In an MCS 80/85 system, the 8 request levels will generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines will occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long (A_0 – A_{15}). When the routine interval is 4, A_0 – A_4 are automatically inserted by the 8259A, while A_5 – A_{15} are programmed externally. When the routine interval is 8, A_0 – A_5 are automatically inserted by the 8259A, while A_6 – A_{15} are programmed externally.

The 8-byte interval will maintain compatibility with current software, while the 4-byte interval is best for a compact jump table.

In an MCS-86 system A_{15} – A_{11} are inserted in the five most significant bits of the vectoring byte and the 8259A sets the three least significant bits according to the interrupt level. A_{10} – A_5 are ignored and ADI (Address interval) has no effect.

LTIM: If LTIM = 1, then the 8259A will operate in the level interrupt mode. Edge detect logic on the interrupt inputs will be disabled.

ADI: CALL address interval. ADI = 1 then interval = 4; ADI = 0 then interval = 8.

SNGL: Single. Means that this is the only 8259A in the system. If SNGL = 1 no ICW3 will be issued.

IC4: If this bit is set — ICW4 has to be read. If ICW4 is not needed, set IC4 = 0.

INITIALIZATION COMMAND WORD 3 (ICW3)

This word is read only when there is more than one 8259A in the system and cascading is used, in which case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- a. In the master mode (either when SP = 1, or in buffered mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then will release byte 1 of the call sequence (for MCS-80/85 system) and will enable the corresponding slave to release bytes 2 and 3 (for MCS-86 only byte 2) through the cascade lines.
- b. In the slave mode (either when $\overline{SP}=0$, or if BUF=1 and M/S=0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and, if they are equal, bytes 2 and 3 of the call sequence (or just byte 2 for MCS-86) are released by it on the Data Bus.

INITIALIZATION COMMAND WORD 4 (ICW4)

FNM: If FNM = 1 the fully nested mode is programmed.

BUF: If BUF = 1 the buffered mode is programmed. In buffered mode \$\overline{SP}/\overline{EN}\$ becomes an enable output and the master/slave determination is by M/S.

M/S: If buffered mode is selected: M/S = 1 means the 8259A is programmed to be a master, M/S = 0 means the 8259A is programmed to be a slave. If BUF = 0, M/S has no function.

AEOI: If AEOI = 1 the automatic end of interrupt mode is programmed.

 μ PM: Microprocessor mode: μ PM = 0 sets the 8259A for MCS-80/85 system operation, μ PM = 1 sets the 8259A for MCS-86 system operation.





Figure 1. Initialization Sequence



NOTE 1: SLAVED ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT. NOTE 2: X INDICATED "DON'T CARE".

OPERATION COMMAND WORDS (OCWs)

After the Initialization Command Words (ICWs) are programmed into the 8259A, the chip is ready to accept interrupt requests at its input lines. However, during the 8259A operation, a selection of algorithms can command the 8259A to operate in various modes through the Operation Command Words (OCWs).

OPERATION CONTROL WORDS (OCWs)

			OC	W1				
A0	D7				D3			D0
1	М7	M6	M5	M4	М3	M2	М1	MO

			oc	W2				
0	R	SEOI	EOI	0	0	L2	L1	LO

			oc	W3				
0	0	SSMM	SMM	0	1	Р	SRIS	RIS

OPERATION CONTROL WORD 1 (OCW1)

OCW1 sets and clears the mask bits in the Interrupt Mask Register (IMR). M_7 – M_0 represent the eight mask bits. M=1 indicates the channel is masked (inhibited). M=0 indicates the channel is enabled.

OPERATION CONTROL WORD 2 (OCW2)


R, SEOI, EOI — These three bits control the Rotate and End of Interrupt modes and combinations of the two. A chart of these combinations can be found on the Operation Command Word Format.


 $L_2,\ L_1,\ L_0$ — These bits determine the interrupt level acted upon when the SEOI bit is active.


OPERATION CONTROL WORD 3 (OCW3)


ESMM — Enable Special Mask Mode. When this bit is set to 1 it enables the SMM bit to set or reset the Special Mask Mode. When ESMM = 0 the SMM bit becomes a "don't care".


SMM — Special Mask Mode. If ESMM = 1 and SMM = 1 the 8259A will enter Special Mask Mode. If ESMM = 1 and SMM = 0 the 8259A will revert to normal mask mode. When ESMM = 0, SMM has no effect.














INTERRUPT MASKS

Each Interrupt Request input can be masked individually by the Interrupt Mask Register (IMR) programmed through OCW1. Each bit in the IMR masks one interrupt channel if it is set (1). Bit 0 masks IR0, Bit 1 masks IR1 and so forth. Masking an IR channel does not affect the other channels operation.

SPECIAL MASK MODE

Some applications may require an interrupt service routine to dynamically alter the system priority structure during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The difficulty here is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS bit (i.e., while executing a service routine), the 8259A would have inhibited all lower priority requests with no easy way for the routine to enable them

That is where the Special Mask Mode comes in. In the special Mask Mode, when a mask bit is set in OCW1, it inhibits further interrupts at that level and enables interrupts from all other levels (lower as well as higher) that are not masked.

Thus, any interrupts may be selectively enabled by loading the mask register.

The special Mask Mode is set by OCW3 where: SSMM=1, SMM=1, and cleared where SSMM=1, SMM=0.

BUFFERED MODE

When the 8259A is used in a large system where bus driving buffers are required on the data bus and the cascading mode is used, there exists the problem of enabling buffers.

The buffered mode will structure the 8259A to send an enable signal on $\overline{SP/EN}$ to enable the buffers. In this mode, whenever the 8259A's data bus outputs are enabled, the $\overline{SP/EN}$ output becomes active.

This modification forces the use of software programming to determine whether the 8259A is a master or a slave. Bit 3 in ICW4 programs the buffered mode, and bit 2 in ICW4 determines whether it is a master or a slave.

NESTED MODE

This mode is entered after initialization unless another mode is programmed. The interrupt requests are ordered in priority from 0 through 7 (0 highest). When an interrupt is acknowledged the highest priority request is determined and its vector placed on the bus. Additionally, a bit of the Interrupt Service register (ISO-7) is set. This bit remains set until the microprocessor issues an

End of Interrupt (EOI) command immediately before returning from the service routine, or if AEOI (Automatic End of Interrupt) bit is set, until the trailing edge of the last INTA. While the IS bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels will generate an interrupt (which will be acknowledged only if the microprocessor internal Interrupt enable flip-flop has been re-enabled through software).

After the initialization sequence, IRO has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained, in the rotating priority mode.

THE SPECIAL FULLY NESTED MODE

This mode will be used in the case of a big system where cascading is used, and the priority has to be conserved within each slave. In this case the fully nested mode will be programmed to the master (using ICW4). This mode is similar to the normal nested mode with the following exceptions:

- a. When an interrupt request from a certain slave is in service this slave is not locked out from the master's priority logic and further interrupt requests from higher priority IR's within the slave will be recognized by the master and will initiate interrupts to the processor. (In the normal nested mode a slave is masked out when its request is in service and no higher requests from the same slave can be serviced.)
- b. When exiting the Interrupt Service routine the soft-ware has to check whether the interrupt serviced was the only one from that slave. This is done by sending a non-specific End of Interrupt (EOI) command to the slave and then reading its In-Service register and checking for zero. If it is empty, a non-specific EOI can be sent to the master too. If not, no EOI should be sent.

POLL

In this mode the microprocessor internal Interrupt Enable flip-flop is reset, disabling its interrupt input. Service to devices is achieved by programmer initiative using a Poll command.

The Poll command is issued by setting P="1" in OCW3. The 8259A treats the next \overline{RD} pulse to the 8259A (i.e., \overline{RD} =0, \overline{CS} =0) as an interrupt acknowledge, sets the appropriate IS bit if there is a request, and reads the priority level. Interrupt is frozen from \overline{WR} to \overline{RD} .

The word enabled onto the data bus during RD is:

D7	D6	D5	D4	D3	D2	D1	D0
I	_	_	_	-	W2	W1	WO

W0-W2: Binary code of the highest priority level requesting service.

I: Equal to a "1" if there is an interrupt.

This mode is useful if there is a routine command common to several levels so that the INTA sequence is not needed (saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

END OF INTERRUPT (EOI)

The In Service (IS) bit can be reset either automatically following the trailing edge of the last in sequence INTA pulse (when AEOI bit in ICW1 is set) or by a command word that must be issued to the 8259A before returning from a service routine (EOI command). An EOI command must be issued twice, once for the master and once for the corresponding slave if slaves are in use.

There are two forms of EOI command: Specific and Non-Specific. When the 8259A is operated in modes which preserve the fully nested structure, it can determine which IS bit to reset on EOI. When a Non-Specific EOI command is issued the 8259A will automatically reset the highest IS bit of those that are set, since in the nested mode the highest IS level was necessarily the last level acknowledged and serviced.

However, when a mode is used which may disturb the fully nested structure, the 8259A may no longer be able to determine the last level acknowledged. In this case a Specific End of Interrupt (SEOI) must be issued which includes as part of the command the IS level to be reset. EOI is issued whenever E=1, in OCW2, where L0-L2 is the binary level of the IS bit to be reset. Note that although the Rotate command can be issued together with an EOI where E=1, it is not necessarily tied to it.

It should be noted that an IS bit that is masked by an IMR bit will not be cleared by a non-specific EOI if the 8259A is in the Special Mask Mode.

AUTOMATIC END OF INTERRUPT (AEOI) MODE

If AEOI = 1 in ICW4, then the 8259A will operate in AEOI mode continuously until reprogrammed by ICW4. In this mode the 8259A will automatically perform a non-specific EOI operation at the trailing edge of the last interrupt acknowledge pulse (third pulse in MCS-80/85,


second in MCS-86). Note that from a system standpoint, this mode should be used only when a nested multilevel interrupt structure is not required within a single 8259A.

To achieve automatic rotation (Rotate Mode A) within AEOI, there is a special rotate flip-flop. It is set by OCW2 with R=1, SEOI = 0, E=0, and cleared with R=0, SEOI = 0, E=0.

ROTATING PRIORITY MODE A (AUTOMATIC ROTATION) FOR EQUAL PRIORITY DEVICES

In some applications there are a number of interrupting devices of equal priority. In this mode a device, after being serviced, receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case until each of 7 other devices are serviced at most once. For example, if the priority and "in service" status is:

Before Rotate (IR4 the highest priority requiring service)



After Rotate (IR4 was serviced, all other priorities rotated correspondingly)




The Rotate command mode A is issued in OCW2 where: R=1, E=1, SEOI = 0. Internal status is updated by an End of Interrupt (EOI or AEOI) command. If R=1, E=0, SEOI = 0, a "Rotate-A" flip-flop is set. This is useful in AEOI, and described under Automatic End of Interrupt.

ROTATING PRIORITY MODE B (ROTATION BY SOFTWARE)

The programmer can change priorities by programming the bottom priority and thus fixing all other priorities; i.e., if IR5 is programmed as the bottom priority device, then IR6 will have the highest one.

The Rotate command is issued in OCW2 where: R = 1, SEOI = 1; L0-L2 is the binary priority level code of the bottom priority device.

Observe that in this mode internal status is updated by software control during OCW2. However, it is independent of the End of Interrupt (EOI) command (also executed by OCW2). Priority changes can be executed during an EOI command or independently.



NOTES

- 1. MASTER CLEAR ACTIVE ONLY DURING ICW1
- 2. FREEZE/ IS ACTIVE DURING INTA/ AND POLL SEQUENCES ONLY
- 3. TRUTH TABLE FOR D-LATCH

C	D	Q	OPERATIO
1	Di	Di	FOLLOW
0	Х	Qn-1	HOLD

Priority Cell

LEVEL TRIGGERED MODE

This mode is programmed using bit 3 in ICW1.

If LTM = '1', an interrupt request will be recognized by a 'high' level on IR Input, and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued or the CPU interrupt is enabled to prevent a second interrupt from occurring.

The above figure shows a conceptual circuit to give the reader an understanding of the level sensitive and edge sensitive input circuitry of the 8259A. Be sure to note that the request latch is a transparent D type latch.

READING THE 8259A STATUS

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable OCW3 and reading with $\overline{\text{RD}}$.

Interrupt Mask Register: 8-bit register whose content specifies the interrupt request lines being masked. acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged. (Not affected by IMR.)

In-Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when, prior to the \overline{RD} pulse, a \overline{WR} pulse is issued with OCW3 (ERIS = 1, RIS = 0.)

The ISR can be read in a similar mode when ERIS = 1, RIS = 1 in the OCW3.

There is no need to write an OCW3 before every status read operation, as long as the status read corresponds with the previous one; i.e., the 8259A "remembers" whether the IRR or ISR has been previously selected by the OCW3.

After initialization the 8259A is set to IRR.

For reading the IMR, no OCW3 is needed. The output data bus will contain the IMR whenever $\overline{\text{RD}}$ is active and A0 = 1.

Polling overrides status read when P=1, ERIS=1 in OCW3.

8259A

						•	SUW	NA	11 0	F 04	JJA I	ISTRUCTIO	011 021	
nst.#	Мпеп	onic	A0	D7	D6	D5	D4	D3	D2	D1	D0	Оре	eration Descriptio	n
1	ICW1	Α	0	A7	A6	A5	1	0	1	1	0)		Format = 4, single, edge triggered
2	ICW1	В	0	Α7	A6	A 5	1	1	1	1	0			Format = 4, single, level triggered
3	ICW1	С	0	Α7	A6	A 5	1	0	1	0	0	Byte	e 1 Initialization	Format = 4, not single, edge triggered
4	ICW1	D	0	Α7	A6	A 5	1	1	1	0	0			Format = 4, not single, level triggered
5	ICW1	E	0	Α7	A6	0	1	0	0	1	0	No	ICW4 Required	Format = 8, single, edge triggered
6	ICW1	F	0	Α7	A 6	0	1	1	0	1	0	- 1		Format = 8, single, level triggered
7	ICW1	G	0	A7	A6	0	1	0	0	0	0	,		Format = 8, not single, edge triggere
8	ICW1	н	0	Α7	A6	0	1	1	0	0	0			Format = 8, not single, level triggered
9	ICW1	1	0	Α7	A 6	A 5	1	0	1	1	1	1		Format = 4, single, edge triggered
10	ICW1	J	0	Α7	A 6	A 5	1	1	1	1	1	1		Format = 4, single, level triggered
11	ICW1	K	0	Α7	A6	A5	1	0	1	0	1	Byte	e 1 Initialization	Format = 4, not single, edge triggere
12	ICW1	L	0	Α7	A6	A5	1	1	1	0	1	}		Format = 4, not single, level triggered
13	ICW1	M	0	Α7	A6	0	1	0	0	1	1	icw	V4 Required	Format = 8, single, edge triggered
14	ICW1	N	0	Α7	A6	0	1	1	0	1	1)		Format = 8, single, level triggered
15	ICW1	0	0	Α7	A 6	0	1	0	0	0	1	,		Format = 8, not single, edge triggere
16	ICW1	Р	0	Α7	A6	0	1	1	0	0	1			Format = 8, not single, level triggered
17	ICW2		1	A15	A14	A13	A12	A11	A10	Α9	A8	,	e 2 initialization	
18	ICW3	М	1	S7	\$6	S5	S4	S3	S2	S1	S0	Byte	e 3 initialization -	— master
19	ICW3	S	1	0	0	0	0	0	S2	St	S0	Byte	e 3 initialization -	— slave
20	ICW4	Α	1	0	0	0	0	0	0	0	0		action, redundant	
21	ICW4	В	1	0	0	0	0	0	0	0	1		n-buffered mode,	
22	ICW4	С	1	0	0	0	0	0	0	1	0		n-buffered mode,	
23	ICW4	D	1	0	0	0	0	0	0	1	1	Nor	n-buffered mode,	AEOI, MCS-86
24	ICW4	ε	1	0	0	0	0	0	1	0	0		action, redundan	
25	ICW4	F	1	0	0	0	0	0	1	0	1		n-buffered mode,	
26	ICW4	G	1	0	0	0	0	0	1	1	0		n-buffered mode,	
27	ICW4	н	1	0	0	0	0	0	1	1	1		n-buffered mode,	
28	ICW4	l .	1	0	0	0	0	1	0	0	0			e, no AEOI, MCS-80/85
29	ICW4	J	1	0	0	0	0	1	0	0	1			e, no AEOI, MCS-86
30	1CW4	K	1	0	0	0	0	1	0	1	0			e, AEOI, MCS-80/85
31	ICW4	L	1	0	0	0	0	1	0	1	1		ffered mode, slave	
32	ICW4	M	1	0	0	0	0	1	1	0	0			ter, no AEOI, MCS-80/85
33	ICW4	Ν	1	0	0	0	0	1	1	0	1			ter, no AEOI, MCS-86
34	ICW4	0	1	0	0	0	0	1	1	1	0			ter, AEOI, MCS-80/85
35	ICW4	P	1	0	0	0	0	1	1	1	1			ter, AEOI, MCS-86
36	ICW4	NA	1	0	0	0	1	0	0	0	0	Ful	lly nested mode, I	MCS-80, non-buffered, no AEOI
37	ICW4	NB	1	0	0	0	1	0	0	0	1			W4 ND are identical to
38	ICW4	NC	1	0	0	0	1	0	0	1	0			/4 D with the addition of
39	ICW4	ND	1	0	0	0	1	0	0	1	1	,	Ily Nested Mode	MOO 00/05 b //d AFOI
40	ICW4	NE	1	0	0	0	1	0	1	0	0	Ful	lly Nested Mode,	MCS-80/85, non-buffered, no AEOI
41	ICW4	NF	1	0	0	0	1	0	1	0	1	1		
42	ICW4	NG	1	0	0	0	1	0	1	1	0	1		
43	ICW4	NH	1	0	0	0	1	0	1	1	1	1		
44	ICW4	NI	1	0	0	0	1	1	0	0	0	1		
45	ICW4	NJ	1	0	0	0	1	1	0	0	1	ICV	N4 NE through IC	W4 NP are identical to
46	ICW4	NK	1	0	0	0	1	1	0	1	0			/4 P with the addition of
47	ICW4	NL	1	0	0	0	1	1	0	1	1		lly Nested Mode	
48	ICW4	NM	1	0	0	0	1	1	1	0	0			
49	ICW4	NN	1	0	0	0	1	1	1	0	1			
50	ICW4	NO	1	0	0	0	1	1	1	1	0	- 1		
51	ICW4		1	0	0	0	1	1	1	1	1	<i>)</i>		
36	OCW1		1	M7	M6	M5	M4	M3	M2	M 1	MO			read mask register
37	OCW2		0	0	0	1	0	0	0	0	0		n-specific EOI	
38	OCW2		0	0	1	1	0	0	L2	L1	LO			code of IS FF to be reset
39	OCW2		0	1	0	1	0	0	0	0	0		tate at EOI Autom	
40	OCW2		0	1	1	1	0	0	L2	L1	L0			B). L0-L2 code of line
41	OCW2		0	1	0	0	0	0	0	0	0		t Rotate A FF	
42	OCW2	CR	0	0	0	0	0	0	0	0	0		ear Rotate A FF	
43	OCW2	RS	0	1	1	0	0	0	L2	L1	L0	Rot	tate priority (mode	e B) independently of EOI
44	OCW3	Р	0	0	0	0	0	1	1	0	0	Pol	II mode	
45	OCW3	RIS	0	0	0	0	0	1	0	1	1	Rea	ad IS register	

SUMMARY OF 8259A INSTRUCTION SET (Cont.)

Inst. #	Mnemonic	A0 I	D7 D6	5 D5	D4 D	3 D2	D1 [00			Operation Description
46	OCW3 RR	0	0	0	0	0	1	0	1	0	Read request register
47	OCW3 SM	0	0	1	1	0	1	0	0	0	Set special mask mode
48	OCW3 RSM	0	0	1	0	0	1	0	0	0	Reset special mask mode

Note: 1. In the master mode SP pin = 1, in slave mode SP = 0

Cascading

The 8259A can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels.

A typical MCS-80/85 system is shown in Figure 2. The master controls, through the 3 line cascade bus, which one of the slaves will release the corresponding address.

As shown in Figure 2, the slave interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged, the master will enable the corresponding slave

to release the device routine address during bytes 2 and 3 of INTA. (Byte 2 only for MCS-86).

The cascade bus lines are normally low and will contain the slave address code from the trailing edge of the first INTA pulse to the trailing edge of the third pulse. It is obvious that each 8259A in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select (\overline{CS}) input of each 8259A.

The cascade lines of the Master 8259A are activated for any interrupt input, even if no slave is connected to that input.




Figure 2. Cascading the 8259A

PIN F	UNC	TIONS		c s	ı	1	Chip Select: \overline{RD} and \overline{WR} are en-
Name	1/0	Pin #	Function				abled by Chip Select, whereas Interrupt Acknowledge is inde-
V _{CC} GND		28 14	+ 5V supply. Ground.				pendent of Chip Select.
D ₀₋₇	I/O	11-4	Bidirectional data bus, used for: a) programming the mode of the 8259A (programming is done by software); b) the microprocessor can read the status of the 8259A; c) the 8259A will send vectoring data to the microprocessor when an interrupt is acknowledged.	Α0	I	27	Usually the least significant bit of the microprocessor address output. When $A0=1$ the Interrupt Mask Register can be loaded or read. When $A0=0$ the 8259A mode can be programmed or its status can be read. \overline{CS} is active LOW.
IR ₀₋₇	I	18-25	Interrupt Requests: These are asynchronous inputs. A positive-going edge will generate an interrupt request. Thus a request can be generated by raising the line and holding it high until	INT	0	17	Goes directly to the micro-processor interrrupt input. This output will have high V _{OH} to match the 8080 3.3V V _{IH} . INT is
			acknowledged, or by a negative pulse. In level triggered mode, no edge is required. These lines are active HIGH.	C0-C2	I/O	12	active HIGH. Three cascade lines, outputs in
RD	I	3	Read (generally from 8228 in MCS-80 system or from 8086 in MCS-86 system).			13 15	master mode and inputs in slave mode. The master issues the binary code of the acknowledged interrupt level on these lines.
WR	ı	2	Write (generally from 8228 in MCS-80 sytem or from 8086 in MCS-86 system).				Each slave compares this code with its own.
INTA	1	26	Interrupt Acknowledge (generally from 8228 in MCS-80 system, 8086 in MCS-86 system). The 8288 generates three distinct INTA pulses when a CALL is inserted, the 8086 produces two distinct INTA pulses during an interrupt cycle.	SP/EN	I/O	16	$\overline{SP}/\overline{EN}$ is a dual function pin. In the buffered mode $\overline{SP}/\overline{EN}$ is used to enable bus transceivers (\overline{EN}). In the non-buffered mode $\overline{SP}/\overline{EN}$ determines if this 8259A is a master or a slave. If $\overline{SP}=1$ the 8259A is master; $\overline{SP}=0$ indicates a slave.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias – 40°C to 85°C	
Storage Temperature 65°C to + 150°C	;
Voltage On Any Pin	
With Respect to Ground 0.5V to +7V	!
Power Dissipation 1 Watt	Ĺ

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C $V_{CC} = 5V \pm 5\%$ (8259A-8) $V_{CC} = 5V \pm 10\%$ (8259A)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V _{IL}	Input Low Voltage	5	.8	٧	
V _{IH}	Input High Voltage	2.0	V _{CC} + .5V	٧	
V _{OL}	Output Low Voltage		.45	V	I _{OL} = 2.2 mA
Voh	Output High Voltage	2.4		٧	$I_{OH} = -400 \mu A$
V _{OH(INT)}	Interrupt Output High Voltage	3.5 2.4		V	$I_{OH} = -100 \mu A$ $I_{OH} = -400 \mu A$
ILI	Input Load Current		10	μΑ	V _{IN} = V _{CC} to 0V
LOL	Output Leakage Current		- 10	μΑ	V _{OUT} = 0.45V
Ігон	Output Leakage Current		10	μΑ	V _{OUT} = V _{CC}
lcc	V _{CC} Supply Current		85	mA	

8259A A.C. CHARACTERISTICS

 $T_A = 0 \,{}^{\circ}\text{C}$ to $70 \,{}^{\circ}\text{C}$ $V_{CC} = 5V \pm 5\%$ (8259A-8) $V_{CC} = 5V \pm 10\%$ (8259A)

TIMING REQUIREMENTS

8259A-8

8259A

Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
TAHRL	A0/CS Setup to RD/INTA↓	50		0		ns	
TRHAX	A0/CS Hold after RD/INTA1	5		0		ns	
TRLRH	RD Pulse Width	420		235		ns	
TAHWL	A0/CS Setup toWR↓	50		0		ns	
TWHAX	A0/CS Hold after WR†	20		0		ns	
TWLWH	WR Pulse Width	400		290		ns	
TDVWH	Data Setup to WRt	300		240		ns	
TWHDX	Data Hold after WRt	40		0		ns	
TJLJH	Interrupt Request Width (Low)	100		100		ns	See Note 1
TCVIAH	Cascade Setup to Second or Third INTA (Slave Only)	55		55		ns	
TRHRL	End of RD to Next Command	160		160		กร	
TWHRL	End of WR to Next Command	190		190		ns	

Note: 1. This is the low time required to clear the input latch in the edge triggered mode.

TIMING RESPONSES

8259A-8

8259A


Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
TRLDV	Data Valid from RD/INTA↓		300		200	ns	C of Data Bus = 100 pF
TRHDZ	Data Float after RD/INTA†	20	200		100	ns	C of Data Bus
TJHIH	Interrupt Output Delay		400		350	ns	Max. test C = 100 pF
TIAHCV	Cascade Valid from First INTA↓ (Master Only)		565		565	ns	Min. test $C = 15 pF$ $C_{INT} = 100 pF$
TRLEL	Enable Active from RD↓ or INTA↓		160		125	ns	C _{CASCADE} = 100 pF
TRHEH	Enable Inactive from RDt or INTAt		325		150	ns	
TAHDV	Data Valid from Stable Address		350		200	ns	
TCVDV	Cascade Valid to Valid Data		300	200 000	300	ns	

CAPACITANCE


 $T_A = 25$ °C; $V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{IN}	Input Capacitance			10	pF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to V _{SS}

Input Waveforms for A.C. Tests









PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the MC6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

- . 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation

ORDERING INFORMATION

Speed	Device	Temperature Range
1.0 MHz	MC6821P, L	0 to +70°C
	MC6821CP, CL	-40 to +85°C
MIL-STD-883B MIL-STD-883C	MC6821BQCS MC6821CQCS	- 55 to +125°C
1.5 MHz	MC68A21P, L	0 to +70°C
	MC68A21CP,CL	-40 to +85°C
2.0 MHz	MC68B21P, L	0 to +70°C

MC6821

(1.0 MHz

MC68A21

(1.5 MHz)


MC68B21

(2.0 MHz)

MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

PERIPHERAL INTERFACE
ADAPTER



PIN ASSIGNMENT

1 0	v _{SS}	CA1	þ	40
2 [PA0	CA2	þ	39
3 Е	PA1	IRQA	þ	38
4 0	PA2	IRQB	þ	37
5 C	PA3	RS0	þ	36
6 t	PA4	RS1	þ	35
7 C	PA5	Reset	þ	34
8 0	PA6	D0	þ	33
9.6	PA7	D1	þ	32
10 0	PBO	D2	þ	31
11 0	PB1	D3	þ	30
12 [PB2	D4	þ	29
13 💆	PB3	D5	þ	28
14 [PB4	D6	þ	27
15 (PB5	D7	þ	26
16 0	P B 6	E	þ	25
17 [PB7	CS1	þ	24
18 (CB1	CS2	þ	23
19 [CB2	CS0	þ	22
20 🕻	Vcc	R/W	þ	21
,			-	

MAXIMUM RATINGS

Power Dissipation

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	~0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range MC6821, MC68A21, MC68B21 MC6821C, MC68A21C MC6821CQCS, MC6821BQCS	TA	T _L to T _H 0 to 70 -40 to 85 -55 to 125	°C °C °C
Storage Temperature Range	T _{stg}	~55 to +150	°C
Thermal Resistance	θJA	82.5	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance.

550

mW

Characteristic		Symbol	Min	Тур	Max	Unit
BUS CONTROL INPUTS (R/W, Enable, Reset, RS0, RS1, CS0,	CS1, CS2)					
Input High Voltage		VIH	V _{SS} + 2.0	_	Vcc	.Vdc
Input Low Voltage		VIL	V _{SS} - 0.3		V _{SS} + 0.8	Vdc
Input Leakage Current		lin	- 33	1.0	2.5	μAdc
(V _{in} = 0 to 5.25 Vdc)		'''			2.0	
Capacitance	74.71.	Cin	_		7.5	ρF
$(V_{10} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$		1 " 1				
NTERRUPT OUTPUTS (IRQA, IRQB)						
Output Low Voltage		VOL	_		V _{SS} + 0.4	Vdc
$(I_{Load} = 3.2 \text{ mAdc})$					33	
Output Leakage Current (Off State)		ILOH	_	1.0	10	μAdc
(V _{OH} = 2.4 Vdc)						
Capacitance		Cout		_	5.0	pF
$(V_{10} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$						
DATA BUS (D0-D7)				-		
Input High Voltage		V _{IH}	V _{SS} + 2.0	- 1	v _{cc}	Vdc
Input Low Voltage		VIL	V _{SS} - 0.3	-	V _{SS} + 0.8	Vdc
Three-State (Off State) Input Current		¹ TSI	_	2.0	10	μAdo
$(V_{in} = 0.4 \text{ to } 2.4 \text{ Vdc})$						
Output High Voltage		Voн	V _{SS} + 2.4	-		Vdc
(I _{Load} = -205 µAdc)						
Output Low Voltage		VOL	_		V _{SS} + 0.4	Vdc
(I _{Load} = 1.6 mAdc)		\sqcup				
Capacitance		Cin	grands.	~	12.5	ρF
(V _{in} = 0, T _A = 25°C, f = 1.0 MHz)						
PERIPHERAL BUS (PA0-PA7, PB0-PB7, CA1, CA2, CB1, CB	32)					
Input Leakage Current R/W, Reset, RS0, RS1, CS0, CS1, G	CS2, CA1,	lin	_	1.0	2.5	μAdc
(V _{in} = 0 to 5.25 Vdc) CE	1, Enable					
Three-State (Off State) Input Current PB0-	PB7, CB2	1TSI	-	2.0	10	μAdo
(V _{in} = 0.4 to 2.4 Vdc)						
-	PA7, CA2	¹ 1H	-200	-400	-	μAdo
(V _{IH} = 2.4 Vdc)		 				
	PB7,CB2	ІОН	-1.0	-	-10	mAdd
V _O = 1.5 Vdc		L				
	PA7, CA2	l IIL	_	-1.3	-2.4	mAdo
(V _{IL} = 0.4 Vdc)						
Output High Voltage		VOH				Vdc
(I _{Load} = -200 μAdc) PAO-P7, PBO-PB7,			V _{SS} + 2.4	-	-	
	PA7, CA2	1	V _{CC} ~ 1.0		-	
Output Low Voltage (I _{Load} = 3.2 mAdc)		VOL	_	-	V _{SS} + 0.4	Vdc
Capacitance		1				
$(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$		Cin	-	- [10	pF

BUS TIMING CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise specified.)

		MC	6821	мс6	8A21	мс6	8B21		Ref.
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Fig. No.
Enable Cycle Time	tcycE	1000	-	666	-	500		ns	1
Enable Pulse Width, High	PWEH	450		280	_	220	-	ns	1
Enable Pulse Width, Low	PWEL	430	-	280		210	-	ns	1
Enable Pulse Rise and Fall Times	ter, tef	_	25	-	25	-	25	ns	1
Setup Time, Address and R/W valid to Enable positive transition	tAS	160	_	140		70	-	ns ,	2,3
Address Hold Time	t _A H	10	-	10	-	10	-	ns	2,3
Data Delay Time, Read	t _{DDR}		320		220	<u> </u>	180	ns	2,4
Data Hold Time, Read	^t DHR	10	-	10	_	10	_	ns	2,4
Data Setup Time, Write	tDSW	195	_	80	_	60	-	ns	3, 4
Data Hold Time, Write	tDHW	10		10	_	10	-	ns	3,4

FIGURE 1 - ENABLE SIGNAL CHARACTERISTICS




FIGURE 2 – BUS READ TIMING CHARACTERISTICS (Read Information from PIA)




FIGURE 3 — BUS WRITE TIMING CHARACTERISTICS (Write Information into PIA)





FIGURE 4 - BUS TIMING TEST LOADS



PERIPHERAL TIMING CHARACTERISTICS (V_{CC} = 5.0 V ±5%, V_{SS} = 0 V, T_A = T₁ to T_H unless otherwise specified.)

		MC	821	MC6	8A21	MC6	8B21		Reference
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Fig. No.
Peripheral Data Setup Time	tPDSU	200	_	135		100	_	ns	8
Peripheral Data Hold Time	tPDH	0	_	0	_	0	-	ns	8
Delay Time, Enable negative transition to CA2 negative transition	tCA2		1.0	-	0.670	_	0.500	μς	5, 9, 10
Delay Time, Enable negative transition to CA2 positive transition	tRS1	-	1.0		0.670	_	0.500	μs	5, 9
Rise and Fall Times for CA1 and CA2 input signals	t _r , t _f	_	1.0	_	1.0	_	1.0	μ\$	5, 10
Delay Time from CA1 active transition to CA2 positive transition	tRS2	_	2.0	_	1.35	_	1.0	μς	5, 10
Delay Time, Enable negative transition to Peripheral Data Valid	tPDW .		1.0	-	0.670		0.5	μs	5, 11, 12
Delay Time, Enable negative transition to Peripheral CMOS Data Valid PA0-PA7, CA2	tCMOS	-	2.0	_	1.35	-	1.0	μs	6, 11
Delay Time, Enable positive transition to CB2 negative transition	tCB2	-	1.0	_	0.670	_	0.5	μs	5, 13, 14
Delay Time, Peripheral Data Valid to CB2 negative transition	†DC	20	_	20	-	20	_	ns	5, 12
Delay Time, Enable positive transition to CB2 positive transition	tRS1	-	1.0	_	0.670	-	0.5	μς	5, 13
Peripheral Control Output Pulse Width, CA2/CB2	PWCT	550		550	-	500		ns	5, 13
Rise and Fall Time for CB1 and CB2 input signals	t _r , t _f		1.0	_	1.0	_	1.0	μs	14
Delay Time, CB1 active transition to CB2 positive transition	tRS2	_	2.0	-	1.35	_	1.0	μς	5, 14
Interrupt Release Time, IRQA and IRQB	tIR	_	1.60	-	1.10	_	0.85	μ\$	7, 16
Interrupt Response Time	tRS3	_	1.0	_	1.0	_	1.0	μς	7, 15
Interrupt Input Pulse Width	PWI	500	_	500	_	500	_	ns	15
Reset Low Time*	†RL	1.0		0.66		0,5	_	μs	17

^{*}The Reset line must be high a minimum of 1.0 μ s before addressing the PIA.

FIGURE 5 -- TTL EQUIV. TEST LOAD




FIGURE 6 – CMOS EQUIV. TEST LOAD




FIGURE 7 - NMOS EQUIV. TEST LOAD




FIGURE 8 - PERIPHERAL DATA SETUP AND HOLD TIMES
(Read Mode)




FIGURE 10 - CA2 DELAY TIME (Read Mode; CRA-5 = 1, CRA-3 = CRA-4 = 0)




FIGURE 12 — PERIPHERAL DATA AND CB2 DELAY TIMES (Write Mode; CRB-5 = CRB-3 = 1, CRB-4 = 0)




FIGURE 14 - CB2 DELAY TIME (Write Mode; CRB-5 = 1, CRB-3 = CRB-4 = 0)




FIGURE 9 - CA2 DELAY TIME
(Read Mode; CRA-5 = CRA-3 = 1, CRA-4 = 0)




FIGURE 11 — PERIPHERAL CMOS DATA DELAY TIMES (Write Mode; CRA-5 = CRA-3 = 1, CRA-4 = 0)




FIGURE 13 - CB2 DELAY TIME (Write Mode; CRB-5 = CRB-3 = 1, CRB-4 = 0)






FIGURE 15 - INTERRUPT PULSE WIDTH AND IRQ RESPONSE



Enable 2.0 V

*The Reset line must be a V_{1H} for a minimum of 1.0 µs before addressing the PIA.

EXPANDED BLOCK DIAGRAM



PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the MC6800 MPU with an eightbit bi-directional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the MC6800 VMA output, permit the MPU to have complete control over the PIA. VMA should be utilized in conjunction with an MPU address line into a chip select of the PIA.

PIA Bi-Directional Data (D0-D7) — The bi-directional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The Read/Write line is in the Read (high) state when the PIA is selected for a Read operation.

PIA Enable (E) — The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse. This signal will normally be a derivative of the MC6800 ϕ 2 Clock

PIA Read/Write (R/W) — This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A low state on the PIA Read/Write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the Read/Write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

Reset – The active low Reset line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

PIA Chip Select (CS0, CS1 and CS2) - These three input signals are used to select the PIA. CS0 and CS1 must be high and CS2 must be low for selection of the device. Data transfers are then performed under the control of the Enable and Read/Write signals. The chip select lines must be stable for the duration of the E-pulse. The device is

deselected when any of the chip selects are in the inactive state.

PIA Register Select (RS0 and RS1) — The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (IRQA and IRQB) — The active low Interrupt Request lines (IRQA and IRQB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bi-directional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PAO-PA7) — Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode the internal pullup resistor on these lines represents a maximum of 1.5 standard TTL loads.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data line while a "0" results in a "low". Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these fines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) — The peripheral data lines in the B Section of the PIA can be programmed

to act as either inputs or outputs in a similar manner to PAO-PA7. However, the output buffers driving these lines differ from those driving lines PAO-PA7. They have three-state capability, allowing them to enter a high impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines PBO-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) – Peripheral Input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) — The peripheral control line CA2 can be programmed to act as an interrupt input or as a peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents 1.5 standard TTL loads. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) — Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RSO and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

TABLE 1 - INTERNAL ADDRESSING

		Control Register Bit		
RS1	RS0	CRA-2	CRB-2	Location Selected
0	0	1	×	Peripheral Register A
0	0	0	×	Data Direction Register A
0	1	Х	×	Control Register A
1	0	х	1	Peripheral Register B
1	0	×	0	Data Direction Register B
1	1	×	×	Control Register B

X = Don't Care

INITIALIZATION

A low reset line has the effect of zeroing all PIA registers. This will set PAO-PA7, PBO-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows.

DATA DIRECTION REGISTERS (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set at "0" configures the corresponding peripheral data line as an input; a "1" results in an output.

CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1 and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1 or CB2. The format of the control words is shown in Table 2.

TABLE 2 - CONTROL WORD FORMAT

	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	CA	2 Cont	rol	DDRA Access	CA1	Control
	7	6	5	4	3	2	1	0
CRB	IRQB1	IRQB2	СВ	2 Conti	rol	DDR8	CB1	Control

Data Direction Access Control Bit (CRA-2 and CRB-2) -

Bit 2 in each Control register (CRA and CRB) allows selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RSO and RS1.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) — The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

TABLE 3 - CONTROL OF INTERRUPT INPUTS CA1 AND CB1

CRA-1 (CRB-1)	CRA-0 (CRB-0)	Interrupt Input CA1 (CB1)	Interrupt Flag CRA-7 (CRB-7)	MPU Interrupt Request IRQA (IRQB)
0	0	Active	Set high on 1 of CA1 (CB1)	Disabled — IRQ remains high
0	1	, Active	Set high on 1 of CA1 (CB1)	Goes low when the interrupt flag bit CRA-7 (CRB-7) goes high
1	0	* Active	Set high on t of CA1 (CB1)	Disabled — IRQ remains high
1	1	Active	Set high on † of CA1 (CB1)	Goes low when the interrupt flag bit CRA-7 (CRB-7) goes high

Notes 1

- † indicates positive transition (low to high)
- 2 | Indicates negative transition (high to low)
- 3 The Interrupt flag bit CRA-7 is cleared by an MPU Read of the A Data Register, and CRB-7 is cleared by an MPU Read of the B Data Register.
- 4 If CRA-0 (CRB-0) is low when an interrupt occurs (Interrupt disabled) and is later brought high, IRQA (IRQB) occurs after CRA-0 (CRB-0) is written to a "one".

Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-0, CRA-1, and CRB-1) — The two lowest order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are

used to enable the MPU interrupt signals IRQA and IRQB, respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1 (Table 3).

TABLE 4 – CONTROL OF CA2 AND CB2 AS INTERRUPT INPUTS CRA5 (CRB5) is low

CRA-5 (CRB-5)	CRA-4 (CRB-4)	CRA-3 (CRB-3)	Interrupt Input CA2 (CB2)	interrupt Flag CRA-6 (CRB-6)	MPU interrupt Request IRQA (IRQB)
0	0	0	Active	Set high on ↓ of CA2 (CB2)	Disabled — IRQ remains high
0	0	1	. Active	Set high on , of CA2 (CB2)	Goes low when the interrupt flag bit CRA-6 (CRB-6) goes high
0	1	0	* Active	Set high on * of CA2 (CB2)	Disabled — IRQ re- mains high
0	1	1	* Active	Set high on * of CA2 (CB2)	Goes low when the interrupt flag bit CRA-6 (CRB-6) goes high

Notes. 1

- indicates positive transition (low to high)
- 2. ; indicates negative transition (high to low)
- The Interrupt flag bit CRA-6 is cleared by an MPU Read of the A Data Register and CRB-6 is cleared by an MPU Read of the B Data Register
- 4. If CRA-3 (CRB-3) is low when an interrupt occurs (Interrupt disabled) and is later brought high, IRQA (IRQB) occurs after CRA-3 (CRB-3) is written to a "one".

TABLE 5 - CONTROL OF CB2 AS AN OUTPUT CRB-5 is high

			CI	B2
CRB-5	CRB-4	CRB-3	Cleared	Set
1	0	0	Low on the positive transition of the first E pulse following an MPU Write "B Data Register operation	High when the interrupt flag bit CRB-7 is set by an active transi- tion of the CB1 signal
1	0	1	Low on the positive transition of the first E pulse after an MPU Write "B" Data Register opera- tion.	High on the positive edge of the first "E" pulse following an "E" pulse which occurred while the part was deselected.
1	1	О	Low when CRB-3 goes low as a result of an MPU Write in Control Register B.	Always low as long as CRB-3 is low Will go high on an MPU Write in Control Register B that changes CRB-3 to one
1	1	1	Always high as long as CRB-3 is high Will be cleared when an MPU Write Control Register "B" results in clearing CRB-3 to "zero"	High when CRB-3 goes high as a result of an MPU Write into Control Register "B".


Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) — Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5)

is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1) (Table 4). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Tables 5 and 6).

TABLE 6 - CONTROL OF CA-2 AS AN OUTPUT CRA-5 is high

			CA	\2
CRA-5	CRA-4	CRA-3	Cleared	Set
1	0	0	Low on negative transition of E after an MPU Read "A" Data operation.	High when the interrupt flag bit CRA-7 is set by an active transition of the CA1 signal.
1	0	1	Low on negative transition of E after an MPU Read "A" Data operation.	High on the negative edge of the first "E" pulse which occurs during a deselect.
1	1	0	Low when CRA-3 goes low as a result of an MPU Write to Control Register "A".	Always low as long as CRA-3 is low. Will go high on an MPU Write to Control Register "A" that changes CRA-3 to "one".
1	1	1	Always high as long as CRA-3 is high. Will be cleared on an MPU Write to Control Register "A" that clears CRA-3 to a "zero".	High when CRA-3 goes high as a result of an MPU Write to Control Register "A".

PACKAGE DIMENSIONS



96S02 96LS02

DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR


DESCRIPTION — The 96S02 and 96LS02 are dual retriggerable and resettable monostable multivibrators. These one-shots provide exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 1.0 M Ω for the 96LS02 and 2.0 M Ω for the 96S02 reduce required capacitor values. Hysteresis is provided on both trigger inputs of the 96LS02 and on the positive trigger input of the 96S02 for increased noise immunity.

- REQUIRED TIMING CAPACITANCE REDUCED BY FACTORS OF 10 TO 100 OVER CONVENTIONAL DESIGNS
- BROAD TIMING RESISTOR RANGE 1.0 k Ω to 2.0 M Ω
- OUTPUT PULSE WIDTH IS VARIABLE OVER A 2000:1 RANGE BY RESISTOR CONTROL
- PROPAGATION DELAY OF 35 ns 96LS02, 12 ns 96S02
- 0.3 V HYSTERESIS ON TRIGGER INPUTS
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE
- 35 ns TO ∞ OUTPUT PULSE WIDTH RANGE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS OUT		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	А	96S02PC, 96LS02PC		9B
Ceramic DIP (D)	Α	96S02DC, 96LS02DC	96S02DM, 96LS02DM	6B
Flatpak (F)	Α	96S02FC, 96LS02FC	96S02FM, 96LS02FM	4L


CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



PIN NAMES	DESCRIPTION	96S (U.L.) HIGH/LOW	96LS (U.L.) HIGH/LOW	
0	Trigger Input (Active Falling Edge)	0.5/0.625		
lo	Schmitt Trigger Input (Active Falling Edge)		0.5/0.25	
l ₁	Schmitt Trigger Input (Active Rising Edge)	0.5/0.625	0.5/0.25	
\overline{C}_D	Direct Clear Input (Active LOW)	0.5/0.625	0.5/0.25	
Q	True Pulse Output	25/12.5	10/5.0	
			(2.5)	
Q	Complementary Pulse Output	25/12.5	10/5.0	
			(2.5)	



FUNCTIONAL DESCRIPTION — The 96S02 and 96LS02 dual retriggerable resettable monostable multivibrators have two dc coupled trigger inputs per function, one active LOW ($\overline{l_0}$) and one active HIGH(l_1). The l_1 input of both circuit types and the $\overline{l_0}$ input of the 96LS02 utilize an internal Schmitt trigger with hysteresis of 0.3 V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are dc coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the \overline{Q} output to $\overline{l_0}$ or the Q output to $\overline{l_1}$. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

Operation Notes

TIMING

- 1. An external resistor (R_X) and an external capacitor (C_X) are required as shown in the Logic Diagram. The value of R_X may vary from 1.0 kΩ to 1.0 MΩ (96LS02) or 2.0 MΩ (96S02).
- 2. The value of C_X may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{CC}/R_X the timing equations may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2 (14) and Rx. Pin 1 (15) will remain positive with respect to pin 2 (14) during the timing cycle. In the 96S02, however, during quiescent (non-triggered) conditions, pin 1 (15) may go negative with respect to pin 2 (14) depending on values of Rx and Vcc. For values of Rx \geq 10 k Ω the maximum amount of capacitor reverse polarity, pin 1 (15) negative with respect to pin 2 (14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the 96S02 when Rx \geq 10 k Ω .
- 4. The output pulse width t_w for $R_X \ge 10 \text{ k}\Omega$ and $C_X \ge 1000 \text{ pF}$ is determined as follows:

(96S02) $t_w = 0.55 R_X C_X$

(96LS02) $t_w = 0.43 R_X C_X$

Where R_X is in k Ω , C_X is in pF, t is in ns or R_X is in k Ω , C_X is in μ F, t is in ms.


- 5. The output pulse width for $R_X < 10 \text{ k}\Omega$ or $C_X < 1000 \text{ pF}$ should be determined from pulse width versus C_X or R_X graphs.
- 6. To obtain variable pulse width by remote trimming, the following circuit is recommended:



Operation Notes (Cont'd)

- 7. Under any operating condition, Cx and Rx (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 8. Vcc and ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and ground leads do not cause interaction between one shots. Use of a 0.01 μF to 0.1 μF bypass capacitor between Vcc and ground located near the circuit is recommended.

- 1. The minimum negative pulse width into \overline{l}_0 is 8.0 ns; the minimum positive pulse width into l_1 is 12 ns.
- 2. Input signals to the 96S02 exhibiting slow or noisy transitions should use the positive trigger input I₁ which contains a Schmitt trigger. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
- 3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.



4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on CD will not trigger the 96S02 or 96LS02. If the Coincident with a trigger transition, the circuit will respond to the trigger.

TRIGGERING TRUTH TABLE


	PIN NO 4 (12)	'S. 3 (13)	OPERATION
H → L	L	T T T	Trigger
H	L → H		Trigger
X	X		Reset


H = HIGH Voitage Level ≥ ViH

L = LOW Voltage Level ≤ V_{IL} X = Immaterial (either H or L)


H►L = HIGH to LOW Voltage Level transition

L►H = LOW to HIGH Voltage Level transition





SYMBOL	PARAMETER		9	6 S	96	LS	UNITS	CONDITIONS
STINDOL	FANAMETEN	Min	Max	Min	Max	Olulis	CONDITIONS	
V _{T+}	Positive-going Threshold Voltage, To, I1 (96LS02) I1 (96S02)			2.0	_	2.0	٧	V _{CC} = 5.0 V
V _T -	Negative-going Threshold Voltage Ī ₀ , I ₁ (96LS02) I ₁ (96S02)	XM	0.8		0.7 0.8		٧	Vcc = 5.0 V
Vон	Output HIGH Voltage	XM	2.7 2.7		2.5 2.7		٧	$V_{CC} = Min, V_{IN} = V_{IH} \text{ or } V_{IOH} = -400 \ \mu\text{A} \ ('LS02) V_{IOH} = -1.0 \ \text{mA} \ ('S02)$
VoL	Output LOW Voltage	XM		0.5 0.5		0.5 0.4	٧	Vcc = Min, V _{IN} = V _{IH} or \
Vcx	Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14)		-0.85 -0.5 -0.4	3.0 3.0 3.0	0 0 0	3.0 3.0 3.0	٧	$R_X = 1.0 \text{ k}\Omega$ $R_X = > 10 \text{ k}\Omega$ Vcc = 4.75 $R_X > 1.0 \text{ M}\Omega$ to 5.25
lін	Input HIGH Current			20 0.1		20 0.1	μA mA	V _{IN} = 2.7 V V _{IN} = 5.5 V ('S02) V _{IN} = 10 V ('LS02)
l _{IL}	Input LOW Current			-1.0		-0.4	mA	V _{IN} = 0.4 V, V _{CC} = Max
los	Output Short Circuit Curre	ent	-40	-100	-20	-100	mA	V _{CC} = Max, V _{OUT} = 0 V
lcc	Power Supply Current			75		36	mA	V _{IN} = Open, V _{CC} = Max
	V _{IN}		1.5 V					INPUT PULSE $f \approx 100 \text{ kHz}$ $Amp \approx 3.0 \text{ V}$ Width $\approx 100 \text{ ns}$ $t_r = t_f \leq 5 \text{ ns}$



	İ	9	96S C _L = 15 pF		SLS		CONDITIONS	
SYMBOL	PARAMETER	C _L =			15 pF	UNITS		
		Min	Max	Min	Max			
tpLH	Propagation Delay		15		55	ns		
t _{PHL}	Propagation Delay		19		50	ns		
tplH	Propagation Delay		19		60	ns		
tрнL	Propagation Delay		20		55	ns	Fig. a	
tphL	Propagation Delay CD to Q		20		30	ns		
tpLH	Propagation Delay $\overline{\mathbb{Q}}$ to $\overline{\mathbb{Q}}$		14		35	ns		
t _w (L)	Ī ₀ Pulse Width LOW	8.0		15		ns		
tw (H)	I ₁ Pulse Width HIGH	12		30		ns		
t _w (L)	C _D Pulse Width LOW	7.0		22		ns		
tw (H)	Minimum Q Pulse Width HIGH	30	45	25	55	ns	$R_X = 1.0 \text{ k}\Omega$, $C_X = 10 \text{ pF}$ including jig and stray	
tw	Q Pulse Width	5.2	5.8	4.1	4.5	μS	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pl}$	
Rx	Timing Resistor Range*	1.0	2000	1.0	1000	kΩ	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C,$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	
t	Change in Q Pulse Width XM over Temperature XC		1.0		3.0 1.0	%	$R_X = 10 \text{ k}\Omega, C_X = 1000 \text{ pl}$	
t	Change in Q Pulse Width over Vcc Range		1.0		0.8	%	$T_A = 25^{\circ} C$, $V_{CC} = 4.75 \text{ V t}$ 5.25 V, $R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$ $T_A = 25^{\circ} C$, $V_{CC} = 4.5 \text{ V t}$ 5.5 V, $R_X = 10 \text{ k}\Omega$,	

^{*}Applies only over commercial Vcc and Ta range for 96S02.



3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

Advance Information

ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)

The MC2661/MC68661, Enhanced Programmable Communications Interface (EPCI), is a universal synchronous/asychronous data communications controller chip that is an enhanced version of the Signetics 2651. The EPCI directly interfaces to most 8-bit MPUs and easily to the MC68000 MPU and other 16-bit MPUs. It may be used in either a polled or interrupt driven system. Programmed instructions can be accepted from the host MPU while supporting many synchronous or asynchronous serial-data communication protocols in a full or half-duplex mode. Special support for BISYNC is provided.

The EPCI converts parallel data characters, accepted from the microprocessor data bus, into transmit-serial data. Simultaneously, the EPCI can convert receive-serial data to parallel data characters for input to the microprocessor.

A baud rate generator in the EPCI can be programmed to either accept an external clock, or to generate internal transmit or receive clocks. Sixteen different baud rates can be selected under program control when operating in the internal clock mode. Each version of the EPCI (A, B, C) has a different set of baud rates.

FEATURES

Synchronous Operation

- Single or Double SYN Operation
- Internal or External Character Synchronization
- Transparent or Non-transparent Mode
- Transparent Mode DLE Stuffing (Tx) and Detection (Rx)
- Automatic SYN or DLE-SYN Insertion
- SYN, DLE, and DLE-SYN Stripping
- Baud Rate: dc to 1M bps (1X Clock)

Asynchronous Operation

- 1, 1½, or 2 Stop Bits Transmitted
- Parity, Overrun, and Framing Error Detection
- Line Break Detection and Generation
- · False Start Bit Detection
- Automatic Serial Echo Mode (Echoplex)
- Baud Rate: dc 1M bps (1X Clock)

dc to 62.5k bps (16X Clock) dc to 15.625k bps (64X Clock)

Common Features

- Internal or External Baud Rate Clock; No System Clock Required
- 3 Baud Rate Sets (A, B, C); 16 Internal Rates for Each Set
- 5- to 8-Bit Characters plus parity; Odd, Even, or No Parity
- Double Buffered Transmitter and Receiver
- Dynamic Character Length Switching
- Full- or Half-Duplex Operation
- Local or Remote Maintenance Loop-Back Mode
- TTL-Compatible Inputs and Outputs
- RxC and TxC Pins and Short Circuit Protected
- 3 Open-Drain MOS Outputs can be Wire ORed
- Single 5 V Power Supply

Applications


- Intelligent Terminals
- Network Processors
- Front End Processors
- Remote Data Concentrators
- Computer-to-Computer Links
- Serial Peripherals
- BISYNC Adaptors


MC2661A/MC68661A (Baud Rate Set A) MC2661B/MC68661B (Baud Rate Set B) MC2661C/MC68661C (Baud Rate Set C)


MOS

(N-CHANNEL, SILICON-GATE)

ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)







BLOCK DIAGRAM

The EPCI consists of six major sections. These are the transmitter, receiver, timing, operation control, modem control and SYN/DLE control. These sections communicate with each other via an internal data bus and an internal control bus. The internal data bus interfaces to the microprocessor data bus via a data bus buffer.

Operation Control

This functional block stores configuration and operation commands from the CPU and generates appropriate signals to various internal sections to control the overall device operation. It contains read and write circuits to permit communications with the microprocessor via the data bus and contains mode registers 1 and 2, the command register, and the status register. Details of register addressing and protocol are presented in the EPCI programming section of this data sheet.

Table 1 BAUD RATE GENERATOR CHARACTERISTICS Set A (BRCLK = 4.9152MHz)

MR23-20	BAUD RATE	ACTUAL FREQUENCY 16X CLOCK	PERCENT ERROR	DIVISOR
0000	50	0.8kHz	-	6144
0001	75	1.2	-	4096
0010	110	1.7598	-0.01	2793
0011	134.5	2.152	- 1	2284
0100	150	2.4	-	2048
0101	200	3.2	-	1536
0110	300	4.8	-	1024
0111	600	9.6	-	512
1000	1050	16.8329	0.196	292
1001	1200	19.2	-	256
1010	1800	28.7438	-0.19	171
1011	2000	31.9168	-0.26	154
1100	2400	38.4	-	128
1101	4800	76.8	-	64
1110	9600	153.6	-	32
1111	19200	307.2		16



Timing

The EPCI contains a baud rate generator (BRG) which is programmable to accept external transmit or receive clocks or to divide an external clock to perform data communications. The unit can generate 16 commonly used baud rates, any one of which can be selected for full duplex operation. See table 1.

Receiver

The receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU.

Transmitter

The transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

SYN/DLE Control

This section contains control circuitry and three 8-bit registers storing the SYN1, SYN2, and DLE characters provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

Table 1 BAUD RATE GENERATOR CHARACTERISTICS (Cont'd) Set B (BRCLK = 4.9152MHz)

MR23-20	BAUD RATE	ACTUAL FREQUENCY 16X CLOCK	PERCENT ERROR	DIVISOR
0000	45.5	0.7279kHz	0.005	6752
0001	50	0.8	-	6144
0010	75	1.2	-	4096
0011	110	1.7598	-0.01	2793
0100	134.5	2.152	-	2284
0101	150	2.4	-	2048
0110	300	4.8	-	1024
0111	600	9.6	-	512
1000	1200	19.2	-	256
1001	1800	28.7438	-0.19	171
1010	2000	31.9168	-0.26	154
1011	2400	38.4	-	128
1100	4800	76.8	-	64
1101	9600	153.6	-	32
1110	19200	307.2	-	16
1111	38400	614.4	-	8

Set C (BRCLK = 5.0688MHz)

MR23-20	BAUD RATE	ACTUAL FREQUENCY 16X CLOCK	PERCENT ERROR	DIVISOR
0000	50	0.8kHz	-	6336
0001	75	1.2	- 1	4224
0010	110	1.76	-	2880
0011	134.5	2.1523	0.016	2355
0100	150	2.4	-	2112
0101	300	4.8	-	1056
0110	600	9.6	-	528
0111	1200	19.2	- 1	264
1000	1800	28.8	-	176
1001	2000	32.081	0.253	158
1010	2400	38.4	-	132
1011	3600	57.6	-	88
1100	4800	76.8	-	66
1101	7200	115.2	-	44
1110	9600	153.6	-	33
1111	19200	316.8	3.125	16

NOTE

16X clock is used in asynchronous mode. In synchronous mode, clock multiplier is 1X and BRG can be used only for TxC

ORDERING CODE

PACKAGES	COMMERCIAL RANGES VCC = 5V ±5%, TA = 0°C to 70°C				
Ceramic DIP	MC2661A/MC68661A MC2661B/MC68661B MC2661C/MC68661C	See table 1 for baud rates			
fastic DIP	MC2661A/MC68661A MC2661B/MC68661B MC2661C/MC68661C	See table 1 for baud rates			



MOTOROLA Semiconductor Products Inc.

Table 2 CPU-RELATED SIGNALS

PIN NAME	PIN NO.	INPUT/ OUTPUT	FUNCTION
VCC	26	1	+5V supply input
GND	4	!	Ground
RESET	21	ı	A high on this input performs a master reset on the 2661. This signal asynchronously terminates any device activity and clears the mode, command and status registers. The device assumes the idle state and remains there until initialized with the appropriate control words.
A ₁ -A ₀	10,12	ı	Address lines used to select internal EPCI registers.
R/W	13	ı	Read command when low, write command when high.
CE	11	ı	Chip enable command. When low, indicates that control and data lines to the EPCI are valid and that the operation specified by the \overline{R}/W , A_1 and A_0 inputs should be performed. When high, places the D_0 - D_7 lines in the three-state condition.
D ₇ -D ₀	8,7,6,5, 2,1,28,17	I/O	8-bit, three-state data bus used to transfer commands, data and status between EPCI and the CPU. Do is the least significant bit; D ₇ the most significant bit.
TXRDY	15	0	This output is the complement of status register bit SRO. When low, it indicates that the transmit data holding register (THR) is ready to accept a data character from the CPU. It goes high when the data character is loaded. This output is valid only when the transmitter is enabled. It is an open drain output which can be used as an interrupt to the CPU.
RxRDY	14	0	This output is the complement of status register bit SR1. When low, it indicates that the receive data holding register (RHR) has a character ready for input to the CPU. It goes high when the RHR is read by the CPU, and also when the receiver is disabled. It is an open drain output which can be used as an interrupt to the CPU.
TxEMT/ DSCHG	18	0	This output is the complement of status register bit SR2. When low, it indicates that the transmitter has completed serialization of the last character loaded by the CPU, or that a change of state of the DSR or DCD inputs has occurred. This output goes high when the status register is read by the CPU, if the TxEMT condition does not exist. Otherwise, the THR must be loaded by the CPU for this line to go high. It is an open drain output which can be used as an interrupt to the CPU.

OPERATION

The functional operation of the 2661 is programmed by a set of control words supplied by the CPU. These control words specify items such as synchronous or asynchronous mode, baud rate, number of bits per character, etc. The programming procedure is described in the EPCI programming section of the data sheet.

After programming, the EPCI is ready to perform the desired communications functions. The receiver performs serial to parallel conversion of data received from a modem or equivalent device. The transmitter converts parallel data received from the CPU to a serial bit stream. These actions are accomplished within the framework specified by the control words.

Receiver

The 2661 is conditioned to receive data when the DCD input is low and the RxEN bit in the command register is true. In the asynchronous mode, the receiver looks for a high to low (mark to space) transition of the start bit on the RxD input line. If a transition is detected, the state of the RxD line is sampled again after a delay of one-half of a bit time. If RxD is now high, the search for a valid start bit is begun again. If RxD is still low, a valid start bit is assumed and the receiver continues to sample the input line at one bit time intervals until the proper number of data bits, the parity bit, and one stop bit have been assembled. The data are then transferred to the receive data holding register, the RxRDY bit in the status register is set, and the RxRDY output is asserted. If the character length is less than 8 bits, the high order unused bits in the holding register are set to zero. The parity error, framing error, and overrun error status bits are strobed into the status register on the positive going edge of RxC corresponding to the received character boundary. If the stop bit is present, the receiver will immediately begin its search for the next start bit. If the stop bit is absent (framing error), the receiver will interpret a space as a start bit if it persists into the next bit time interval. If a break condition is detected (RxD is low for the entire character as well as the stop bit), only one character consisting of all zeros (with the FE status bit SR5 set) will be transferred to the holding register. The RxD input must return to a high condition before a search for the next start bit begins.

Pin 25 can be programmed to be a break detect output by appropriate setting of MR27-MR24. If so, a detected break will cause that pin to go high. When RxD returns to mark for one RxC time, pin 25 will go low. Refer to the break detection timing diagram.



Table 2 DEVICE-DELATED SIGNALS

	B141	INPUT/	FUNCTION
PIN NAME	PIN NO.	OUTPUT	FUNCTION
BRCLK	20	1	Clock input to the internal baud rate generator (see table 1). Not required if external receiver and transmitter clocks are used
RxC/BKDET	25	1/0	Receiver clock. If external receiver clock is programmed, this input controls the rate at which the character is to be received. Its frequency is 1X, 16X or 64X the baud rate, as programmed by mode register 1. Data are sampled on the rising edge of the clock. If internal receiver clock is programmed, this pin can be a 1X/16X clock or a break detect output pin.
TxC/XSYNC	9	1/0	Transmitter clock. If external transmitter clock is programmed, this input controls the rate at which the character is transmitted. Its frequency is 1X, 16X or 64X the baud rate, as programmed by mode register 1. The transmitted data changes on the falling edge of the clock. If internal transmitter clock is programmed, this pin can be a 1X/16X clock output or an external jam synchronization input.
RxD	3	1	Serial data input to the receiver. "Mark" is high, "space" is low.
ΓxD	19	0	Serial data output from the transmitter. "Mark" is high, "space" is low. Held in mark condition when the transmitter is disabled.
DSR	22		General purpose input which can be used for data set ready or ring indicator condition. Its complement appears as status register bit SR7. Causes a low output on TxEMT/DSCHG when its state changes if CR2 or CR0 = 1.
DCD	16	1	Data carrier detect input. Must be low in order for the receiver to operate. Its complement appears as status register bit SR6. Causes a low output on TxEMT/DSCHG when its state changes if CR2 or CR0 = 1. If DCD goes high while receiving, the RxC is internally inhibited.
CTS	17	1	Clear to send input. Must be low in order for the transmitter to operate. If it goes high during transmission, the character in the transmit shift register will be transmitted before termination.
DTR	24	0	General purpose output which is the com- plement of command register bit CR1. Nor- mally used to indicate data terminal ready.
RTS	23	0	General purpose output which is the complement of command register bit CR5. Normally used to indicate request to send. If the transmit shift register is not empty when CR5 is reset (1 to 0), then RTS will go high one TxC time after the last serial bit is transmitted.

When the EPCI is initialized into the synchronous made, the receiver first enters the hunt mode on a 0 to 1 transition of RxEN(CR2). In this mode, as data are shifted into the receiver shift register a bit at a time, the contents of the register are compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two registers match, the hunt mode is terminated and character assembly mode begins. If single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set. Otherwise, the EPCI returns to the hunt mode. (Note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization.) When synchronization has been achieved, the EPCI continues to assemble characters and transfer them to the holding register, setting the RxRDY status bit and asserting the RxRDY output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriate SYN sequence sets the SYN DETECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the holding register. Note that the SYN characters used to establish initial synchronization are not transferred to the holding register in any case.

External jam synchronization can be achieved via pin 9 by appropriate setting of MR27-MR24. When pin 9 is an XSYNC input, the internal SYN1, SYN1-SYN2, and DLE-SYN1 detection is disabled. Each positive going signal on XSYNC will cause the receiver to establish synchronization on the rising edge of the next RxC pulse. Character assembly will start with the RxD input at this edge. XSYNC may be lowered on the next rising edge of RxC. This external synchronization will cause the SYN DETECT status bit to be set until the status register is read. Refer to XSYNC timing diagram.

Transmitter

The EPCI is conditioned to transmit data when the CTS input is low and the TxEN command register bit is set. The 2661 indicates to the CPU that it can accept a character for transmission by setting the TxRDY status bit and asserting the TxRDY output. When the CPU writes a character into the transmit data holding register, these conditions are negated. Data are transferred from the holding register to the transmit shift register when it is idle or has completed transmission of the previous character. The TxRDY conditions are then asserted again. Thus, one full character time of buffering is provided.

NOTE $^{\dagger}RXC$ and TXC outputs have short circuit protection max. $C_{L} = 100pF$. Outputs become



In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the data bits, a new character is not available in the transmit holding register, the TxD output remains in the marking (high) condition and the TxEMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the holding register. The transmitter can be forced to output a continuous low (BREAK) condition by setting the send break command bit (CR3) high.

In the synchronous mode, when the 2661 is initially conditioned to transmit, the TxD output remains high and the TxRDY condition is asserted until the first character to be transmitted (usually a SYN character) is loaded by the CPU. Subsequent to this, a continuous stream of characters is transmitted. No extra bits (other than parity, if commanded) are generated by the EPCI unless the CPU fails to send a new character to the EPCI by the time the transmitter has completed sending the previous character. Since synchronous communication does not allow gaps between characters, the EPCI asserts TxEMT and automatically "fills" the gap by transmitting SYN1s, SYN1-SYN2 doublets, or DLE-SYN1 doublets, depending on the state of MR16 and MR17. Normal transmission of the message resumes when a new character is available in the transmit data holding register. If the SEND DLE bit in the command register is true, the DLE character is automatically transmitted prior to transmission of the message character in the THR

EPCI PROGRAMMING

Prior to initiating data communications, the 2661 operational mode must be programmed by performing write operations to the mode and command registers. In addition, if synchronous operation is programmed, the appropriate SYN/DLE registers must be loaded. The EPCI can be reconfigured at any time during program execution. A flowchart of the intialization process appears in figure 1.

The internal registers of the EPCI are accessed by applying specific signals to the $\overline{\text{CE}}$, $\overline{\text{R}}/\text{W}$, A_1 and A_0 inputs. The conditions necessary to address each register are shown in table 4.


The SYN1, SYN2, and DLE registers are accessed by performing write operations with the conditions $A_1=0,\,A_0=1,$ and

Table 4 MC2661/MC68661 REGISTER ADDRESSING

CE	A ₁	A _O	R/W	FUNCTION		
1	Х	X	X	Three-state data bus		
0	0	0	0	Read receive holding register		
0	0	0	1	Write transmit holding register		
0	0	1	0	Read status register		
0	0	1	1	Write SYN1/SYN2/DLE registers		
0	1	0	0	Read mode registers ½		
0	1	0	1	Write mode registers 1/2		
0	1	1	0	Read command register		
0	1	1	1	Write command register		

NOTE

See AC characteristics section for timing requirements





MC2661A.B.C/MC68661A.B.C

 $\overline{R}/W = 1$ The first operation loads the SYN1 register. The next loads the SYN2 register, and the third loads the DLE register. Reading or loading the mode registers is done in a similar manner. The first write (or read) operation addresses mode register 1. and a subsequent operation addresses. mode register 2. If more than the required number of accesses are made, the internal sequencer recycles to point at the first register. The pointers are reset to SYN1 register and mode register 1 by a RESET input or by performing a read command register operation, but are unaffected by any other read or write operation.

The 2661 register formats are summarized in tables 5, 6, 7 and 8, Mode registers 1 and 2 define the general operational characteristics of the EPCI, while the command register controls the operation within this basic framework. The EPCI indicates its status in the status register. These registers are cleared when a RESET input is applied.

Mode Register 1 (MR1)

Table 5 illustrates Mode Register 1. Bits MR11 and MR10 select the communication format and baud rate multiplier, 00 specifies synchronous mode and 1X multiplier. 1X, 16X, and 64X multipliers are programmable for asynchronous format. However, the multiplier in asynchronous format applies only if the external clock input option is selected by MR24 or MR25.

MR13 and MR12 select a character length of 5, 6, 7 or 8 bits. The character length does not include the parity bit, if programmed, and does not include the start and stop bits in asynchronous mode

MR14 controls parity generation. If enabled. a parity bit is added to the transmitted character and the receiver performs a parity check on incoming data. MR15 selects odd or even parity when parity is enabled by

In asynchronous mode, MR17 and MR16 select character framing of 1, 1,5, or 2 stop. bits. (If 1X baud rate is programmed, 1.5 stop bits defaults to 1 stop bits on transmit.) In synchronous mode, MR17 controls the number of SYN characters used to establish synchronization and for character fill when the transmitter is idle. SYN1 alone is used if MR17 = 1, and SYN1-SYN2 is used when MR17 = 0. If the transparent mode is specified by MR16, DLE-SYN1 is used for character fill and SYN detect, but the normal synchronization sequence is used to establish character sync. When transmitting, a DLE character in the transmit holding register will cause a second DLE character to be transmitted. This DLE stuffing eliminates the software DLE compare and stuff on each transparent mode data character. If the send DLE command (CR3) is active when a DLE is loaded into THR, only one additional DLE will be transmitted. Also, DLE stripping and DLE detect (with MR14 = 0) are enabled.

The bits in the mode register affecting character assembly and disassembly (MR12-MR16) can be changed dynamically (during active receive/transmit operation). The character mode register affects both the transmitter and receiver: therefore in synchronous mode, changes should be made only in half duplex mode (RxEN = 1 or TxEN = 1, but not both simultaneously = 1). In asynchronous mode, character changes should be made when RxEN and TxEN=0 or when TxEN = 1 and the transmitter is marking in half duplex mode (RxEN = 0).

To effect assembly / disassembly of the next received/transmitted character, MR12-15 must be changed within n bit times of the active going state of RxRDY / TxRDY. Transparent and non-transparent mode changes (MR 16) must occur within n-1 bit times of the character to be affected when the receiver or transmitter is active. (n = smaller of the new and old character lengths.)

Mode Register 2 (MR2)

Table 6 illustrates mode register 2. MR23, MR22, MR21 and MR20 control the frequency of the internal band rate generator (BRG). Sixteen rates are selectable for each EPCI version (A, B, C). Versions A and B specify a 4.9152 MHz TTL input at BRCLK (pin 20); version C specifies a 5.0688 MHz input which is identical to the Signetics 2651. MR23-20 are don't cares if external clocks are selected (MR25-MR24 = 0). The individual rates are given in table 1.

MR24-MR27 select the receive and transmit clock source (either the BRG or an external input) and the function at pins 9 and 25. Refer to table 6.

Command Register (CR)

Table 7 illustrates the command register. Bits CR0 (TxEN) and CR2 (RxEN) enable or disable the transmitter and receiver respectively. A 0 to 1 transition of CR2 forces start bit search (async mode) or hunt mode (sync mode) on the second RxC rising edge. Disabling the receiver causes RxRDY to go high (inactive). If the transmitter is disabled, it will complete the transmission of the character in the transmit shift register (if any) prior to terminating operation. The TxD output will then remain in the marking state

Table 5 MODE REGISTER 1 (MR 1)

MR17	MR16	MR15	MR 14	MR13 MR12	MR11 MR10
Sync/Async		Parity Type	Parity Control	Character Length	Mode and Baud Rate Factor
Async: Stop Bit Length 00 = Invalid 01 = 1 stop bit 10 = 1½ stop bits 11 = 2 stop bits		O = Odd 1 = Even	O = Disabled 1 = Enabled	00 = 5 bits 01 = 6 bits 10 = 7 bits 11 = 8 bits	00 = Synchronous 1X rate 01 = Asynchronous 1X rate 10 = Asynchronous 16X rate 11 = Asynchronous 64X rate
Sync: Number of SYN char O = Double SYN 1 = Single SYN	Sync: Transparency Control 0 = Normal 1 = Transparent				

Baudirate factor in asynchronous applies only if external clock is selected. Factor is 16X if internal clock is selected. Mode must be selected (MR11, MR10) in any case



MOTOROLA Semiconductor Products Inc. -

Table 6 MODE REGISTER 2 (MR2)

	MR27-MR24									MR23-MR20	
	TxC	RxC	Pin 9	Pin 25		TxC	RxC	Pin 9	Pin 25	Mode	Baud Rate Selection
0000	E	E	TxC	RxC	1000	E	Ε	XSYNC	RxC/TxC	sync	
0001	Е	1	TxC	1X	1001	Ε	1	TxC	BKDET	async	1
0010	1	Ε	1X	RxC	1010	1	E	XSYNC	RxC	sync	
0011	ı	ı	1 X	1X	1011	- 1	1	1 X	BKDET	async	See baud rates in table 1
0100	Ε	E	TxC	RxC	1100	Ε	Ε	XSYNC1	RxC/TxC	sync	
0101	Ε	1	TxC	16X	1101	Ε	1	TxC	BKDET	async	1
0110	1	E	16X	RxC	1110	ı	E	XSYNC1	RxC	sync	1
0111	1	1	16X	16X	1111	1	- 1	16X	BKDET	async	

NOTES

1. When pin 9 is programmed as XSYNC input, SYN1, SYN1-SYN2, and DLE-SYN1 detec-

tion is disabled.

E = External clock

I = Internal clock (BRG)

1X and 16X are clock outputs

Table 7 COMMAND REGISTER (CR)

CR7 CR6	CR5	CR4	CR3	CR2	CR1	CRO
Operating Mode	Request To Send	Reset Error	Sync/Async	Receive Control (RxEN)	Data Terminal Ready	Transmit Control (TxEN)
00 = Normal operation 01 = Async: Automatic echo mode Sync: SYN and/or DLE stripping mode 10 = Local loop back 11 = Remote loop back	0 = Force RTS output high one clock time after TxSR serialization 1 = Force RTS output low	O = Normal 1 = Reset error flags in status register (FE, OE, PE/DLE detect)		O = Disable 1 = Enable	0 = Force DTR output high 1 = Force DTR output low	O = Disable
			Sync: Send DLE 0 = Normal 1 = Send DLE			

Table 8 STATUS REGISTER (SR)

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SRO
Data Set Ready	Data Carrier Detect	FE/SYN Detect	Overrun	PE / DLE Detect	TxEMT DSCHG	RxRDY	TxRDY
0 = DSR input is high t = DSR input is low	0 = DCD input is high 1 = DCD input is low	Async: 0 = Normal 1 = Framing Error	0 = Normal 1 = Overrun Error	Async: 0 = Normal 1 = Parity error	0 = Normal t = Change in DSR, or DCD.or transmit shift register is empty	0 = Receive holding register empty 1 = Receive holding register has data	0 = Transmit holding register busy 1 = Transmit holding register empty
		Sync: 0 = Normal 1 = SYN detected		Sync: 0 = Normal 1 = Parity error or DLE received			

(high) while TxRDY and TxEMT will go high (inactive). If the receiver is disabled, it will terminate operation immediately. Any character being assembled will be neglected. A 0 to 1 transition of CR2 will initiate start bit search (async) or hunt mode (sync).

Bits CR1 (DTR) and CR5 (RTS) control the DTR and RTS outputs. Data at the outputs are the logical complement of the register data

In asynchronous mode, setting CR3 will force and hold the TxD output low (spacing condition) at the end of the current transmitted character. Normal operation resumes when CR3 is cleared. The TxD line will go high for at least one bit time before beginning transmission of the next character in the transmit data holding register. In synchronous mode, setting CR3 causes the transmission of the DLE register contents prior to sending the character in the transmit

data holding register. Since this is a one time command, CR3 does not have to be reset by software. CR3 should be set when entering and exiting transparent mode and for all DLE—non-DLE character sequences.

Setting CR4 causes the error flags in the status register (SR3, SR4, and SR5) to be cleared. This is a one time command. There is no internal latch for this bit.



Table 9 MC2661/MC68661 EPCI vs SIGNETICS 2651 PCI

FEATURE	EPCI	PCI
1. MR2 Bit 6, 7	Control pin 9, 25	Not used
2. DLE detect-SR3	SR3 = 0 for DLE-DLE, DLE-SYNC1	SR3 = 1 for DLE-DLE, DLE-SYNC1
3. Reset of SR3, DLE detect	Second character after DLE, or receiver disable, or CR4 = 1	Receiver disable, or CR4 = 1
4. Send DLE-CR3	One time command	Reset via CR3 on next TxRDY
5. DLE stuffing in transparent mode	Automatic DLE stuffing when DLE is loaded except if CR3 = 1	None
SYNC1 stripping in double sync non-transparent mode	All SYNC1	First SYNC1 of pair
7. Baud rate versions	Three	One
8. Terminate ASYNC	Reset CR5 in response to	Reset CR0 when TxEMT
transmission (drop RTS)	TxRDY changing from 0 to 1	goes from 1 to 0. Then reset CR5 when TXEMT goes from 0 to 1
9. Break detect	Pin 25'	FE and null character
10. Stop bit searched	One	Two
11. External jam sync	Pin 9 ²	No
12. Data bus timing	Improved over 2651	_
13. Data bus drivers	Sink 2.2mA	Sink 1.6mA
	Source 400µA	Source 100µA

NOTES

- 1 Internal BRG used for RxC
- 2 Internal BRG used for TxC

When CR5 (RTS) is set, the RTS pin is forced low and the transmit serial logic is enabled. A 1 to 0 transition of CR5 will cause RTS to go high (inactive) one TxC time after the last serial bit has been transmitted (if the transmit shift register was not empty).

The EPCI can operate in one of four submodes within each major mode (synchronous or asynchronous). The operational sub-mode is determined by CR7 and CR6. CR7-CR6 = 00 is the normal mode, with the transmitter and receiver operating independently in accordance with the mode and status register instructions.

In asynchronous mode, CR7-CR6 = 01 places the EPCI in the automatic echo mode. Clocked, regenerated received data are automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled (CR2 = 1), but the transmitter need not be enabled. CPU to receiver communications continues normally, but the CPU to transmitter link is disabled. Only the first character of a break condition is echoed. The TxD output will go high until the next valid start is detected. The following conditions are true while in automatic echo mode:

- Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
- The transmitter is clocked by the receive clock.
- 3. \overline{TxRDY} output = 1.
- The TxEMT/DSCHG pin will reflect only the data set change condition.
- 5. The TxEN command (CR0) is ignored.

In synchronous mode, CR7-CR6 = 01 places the EPCI in the automatic SYN/DLE stripping mode. The exact action taken depends on the setting of bits MR17 and MR16:

- In the non-transparent, single SYN mode (MR17-MR16 = 10), characters in the data stream matching SYN1 are not transferred to the receive data holding register (RHR).
- In the non-transparent, double SYN mode (MR17-MR16 = 00), characters in the data stream matching SYN1, or SYN2 if immediately preceded by SYN1, are not transferred to the RHR.
- In transparent mode (MR16 = 1), characters in the data stream matching DLE, or SYN1 if immediately preceded by DLE, are not transferred to the RHR. However.

only the first DLE of a DLE-DLE pair is stripped.

Note that automatic stripping mode does not affect the setting of the DLE detect and SYN detect status bits (SR3 and SR5).

Two diagnostic sub-modes can also be configured. In local loop back mode (CR7-CR6 = 10), the following loops are connected internally:

- The transmitter output is connected to the receiver input.
- DTR is connected to DCD and RTS is connected to CTS.
- 3. The receiver is clocked by the transmit clock.
- 4. The DTR, RTS and TxD outputs are held high.
- The CTS, DCD, DSR and RxD inputs are ignored.

Additional requirements to operate in the local loop back mode are that CRO (TxEN), CR1 (DTR), and CR5 (RTS) must be set to 1. CR2 (RxEN) is ignored by the EPCI.

The second diagnostic mode is the remote loop back mode (CR7-CR6 = 11). In this mode:

- Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
- 2. The transmitter is clocked by the receive
- No data are sent to the local CPU, but the error status conditions (PE, OE, FE) are set
- The RxRDY, TxRDY, and TxEMT/DSCHG outputs are held high.
- 5. CR1 (TxEN) is ignored.
- 6. All other signals operate normally.

Status Register

The data contained in the status register (as shown in table 8) indicate receiver and transmitter conditions and modem/data set status.

SRO is the transmitter ready (TxRDY) status bit. It, and its corresponding output, are valid only when the transmitter is enabled. If equal to 0, it indicates that the transmit data holding register has been loaded by the CPU and the data has not been transferred to the transmit shift register. If set equal to 1, it indicates that the holding register is ready to accept data from the CPU. This bit is initially set when the transmitter is enabled by CRO, unless a character has previously been loaded into the holding register. It is not set when the automatic echo or remote loopback modes are programmed. When this bit is set, the TxRDY output pin is low. In



the automatic echo and remote loop back modes, the output is held high.

SR1, the receiver ready (RxRDY) status bit, indicates the condition of the receive data holding register. If set, it indicates that a character has been loaded into the holding register from the receive shift register and is ready to be read by the CPU. If equal to zero, there is no new character in the holding register. This bit is cleared when the CPU reads the receive data holding register or when the receiver is disabled by CR2. When set, the RXRDY output is low.

The TxEMT/DSCHG bit, SR2, when set, indicates either a change of state of the DSR or DCD inputs (when CR2 or CR0 = 1) or that the transmit shift register has completed transmission of a character and no new character has been loaded into the transmit data holding register. Note that in synchronous mode this bit will be set even though the appropriate "fill" character is transmitted. TxEMT will not go active until at least one character has been transmitted. It is

cleared by loading the transmit data holding register. The DSCHG condition is enabled when TxEN = 1 or RxEN = 1. It is cleared when the status register is read by the CPU. If the status register is read twice and SR2 = 1 while SR6 and SR7 remain unchanged, then a TxEMT condition exists. When SR2 is set, the TxEMT / DSCHG output is low.

SR3, when set, indicates a received parity error when parity is enabled by MR14. In synchronous transparent mode (MR16 = 1), with parity disabled, it indicates that a character matching DLE register was received and the present character is neither SYN1 nor DLE. This bit is cleared when the next character following the above sequence is loaded into RHR, when the receiver is disabled, or by a reset error command, CR4.

The overrun error status bit, SR4, indicates that the previous character loaded into the receive holding register was not read by the CPU at the time a new received character was transferred into it. This bit is cleared

when the receiver is disabled or by the reset error command. CR4.

In asynchronous mode, bit SR5 signifies that the received character was not framed by a stop bit, i.e., only the first stop bit is checked. If RHR = 0 when SR5 = 1, a break condition is present. In synchronous nontransparent mode (MR16 = 0), it indicates receipt of the SYN1 character in single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode (MR16 = 1), this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and, after synchronization has been achieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the reset error command is given in asynchronous mode, or when the status register is read by the CPU in the synchronous mode.

SR6 and SR7 reflect the conditions of the DCD and DSR inputs respectively. A low input sets its corresponding status bit, and a high input clears it.

ABSOLUTE MAXIMUM RATINGS1

PARAMETER	RATING	UNIT
Operating ambient temperature ²	0 to +70	°C
Storage temperature	-55 to +150	°C
All voltages with respect to ground ³	-0.3 to +7.0	V

THERMAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	VALUE	UNIT
Thermal Resistance			
Ceramic		50	
Plastic	θJA	100	°C/W
Cerdip		60	

DC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to +70°C, $V_{CC} = 5.0V \pm 5\%$ 4.5.6

PARAMETER						
		TEST CONDITIONS	Min	Тур	Max	UNIT
V _{IL} V _{IH}	Input voltage Low High		-0.3 2.0		0.8 VCC	٧
V _{OL} V _{OH} ⁷	Output voltage Low High	I _{OL} = 2.2mA I _{OH} = -400µA	2.4		0.4	٧
ال	Input leakage current	V _{IN} = 0 to 5.5 V			10	μΑ
ILH ILL	3-state output leakage current Data bus high Data bus low	V _{OUT} = 0 to 5.25 V			10 10	μА
Icc	Power supply current				150	mA

CAPACITANCE TA = 25°C, VCC = 0V

		LIMITS			
PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
Capacitance C _{IN} Input	V _{IN} = V _{OUT} = 0 V			20	pF
COUT Output CI/O Input/Output	fc = 1MHz Unmeasured pins tied to ground			20 20	

Notes on following page



MOTOROLA Semiconductor Products Inc.

AC ELECTRICAL CHARACTERISTICS IN = 0°C to +70°C. VCC = 5.0V ± 5% °°	AC ELECTRICAL	CHARACTERISTICS	$T_A = 0$ °C to +70°C, $V_{CC} = 5.0V \pm 5\%$ 4.5.6
---	----------------------	-----------------	--

	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
tres tce	Pulse width Reset Chip enable		1000 250			ns
tas tah tcs tch tds tdbs tdh trxs trxh	Setup and hold time Address setup Address hold R/W control setup R/W control hold Data setup for write Data hold for write Rx data setup Rx data hold		10 10 10 10 150 0 300 350			ns
t _{DD} t _{DF} t _{CED}	Data delay time for read Data bus floating time for read CE to CE delay	$C_L = 150pF$ $C_L = 150pF$	600		200 100	ns
fBRG fBRG fR/T	Input clock frequency Baud rate generator (MC2661A,B/MC68661A,B) Baud rate generator (MC2661C/MC68661C) TxC or RxC		1.0 1.0 dc	4.9152 5.0688	4.9202 5.0738 1.0	MHz
tBRH9 tBRH9 tBRL9 tBRL9 tBRL7 tR/TH	Clock width Baud rate high (MC2661A,B/MC68661A,B) Baud rate high (MC2661C/MC68661C) Baud rate low (MC2661A,B/MC68661A,B) Baud rate low (MC2661C/MC68661C) TxC or RxC high TxC or RxC low		75 70 75 70 480 480			ns
tTXD	TxD delay from falling edge of TxC	C _L = 150pF			650	ns
trcs	Skew between TxD changing and falling edge of TxC output ⁸	C _L = 150pF	TBD		TBD	

NOTES

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation section of this specification is not implied.
- For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature and thermal resistance of 60°C/W junction to ambient (IQ ceramic package).
- 3. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
- 4. Parameters are valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground. All time measurements are at the 50% level for inputs (except t_{BRH} and t_{BRL}) and at 0.8 V and 2.0 V for outputs. Input levels swing between 0.4 V and 2.4 V, with a transition time of 20ns maximum.
- 6. Typical values are at +25°C, typical supply voltages and typical processing parameters
- 7. TxRDY, RxRDY and TxEMT/DSCHG outputs are open drain.

 8. Parameter applies when internal transmitter clock is used.
- 9. Under test conditions of 5.0688 MHz fBRG (MC2661C/MC68661C) and 4.9152 MHz fBRG (MC2661A,B/MC68661A,B), fBRH and tBRL measured at VIH and VIL respectively

POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$$
(1)

Where:

TA = Ambient Temperature, °C

 $\theta_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W$

 $P_D = P_{INT} + P_{PORT}$

PINT=ICC × VCC, Watts - Chip Internal Power

PPORT ≡ Port Power Dissipation, Watts — User Determined

For most applications PPORT PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:


$$P_D = K + (T_J + 273 \,^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = PD \bullet (TA + 273 \circ C) + \theta JA \bullet PD^2$$


Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .


MOTOROLA Semiconductor Products Inc. -




M


MOTOROLA Semiconductor Products Inc.








TYPICAL APPLICATIONS









MOTOROLA Semiconductor Products Inc.

TYPICAL APPLICATIONS (Cont'd)







MOTOROLA Semiconductor Products Inc.

MC68000 MPU-TO-EPCI INTERFACE REQUIREMENTS

The circuit shown in Figure 2 interfaces the EPCI to the MC68000 MPU. The 8-bit data bus of the EPCI is connected to the low order 8 bits of the MPU data bus (D0-D7). Due to this, the EPCI's registers are addressed on word (even byte) boundaries and so address line A1 of the MPU is connected to the A0 address line of the EPCI. Similarly, A2 of the MPU is connected to A1 of the EPCI. R/\overline{W} on the MC68000 is inverted and connected to \overline{R}/V of the EPCI.


The CE signal must be generated for the EPCI and the DTACK signal must be supplied to the

MPU. To allow for the data setup time on a read of the EPCI, $\overline{\text{CE}}$ must be delayed one-half clock cycle and $\overline{\text{DTACK}}$ generated on the next rising edge of the system clock. This causes the processor to insert one wait state in the bus cycle. In addition to this, $\overline{\text{CE}}$ must not be reasserted until the chip enable period tCE has expired. Since some instructions on the MC68000 can cause access to consecutive addresses on consecutive bus cycles (e.g., MOVEP), an INHIBIT signal must be generated to hold-off an access during this period. A state machine consisting of a 74LS161 binary counter and a 74LS74 D flip-flop is configured as a digital "one shot." The rising edge


of $\overline{\text{CE}}$ starts the counter which times out after given number of clock cycles. Since tCE is 600 ns, a minimum of 5 clock cycles at 8 MHz (625 ns) is required. The timing for two consecutive read bus cycles is shown in Figure 3. The IN-HIBIT signal prevents $\overline{\text{CE}}$ from being generated and $\overline{\text{DTACK}}$ from being asserted, causing the processor to generate wait states until IN-HIBIT is negated.


M6809 FAMILY MPU-TO-EPCI INTERFACE REQUIREMENTS

The M6809 family of microprocessors can be easily interfaced to the EPCI as shown in Figure 4.











Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.





	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	36.45	37.21	1.435	1.465	
В	13.72	14.22	0.540	0.560	
C	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54 BSC		0.100 BSC		
Н	1.65	2.16	0.065	0.085	
1	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24	BSC	0.600	BSC	
М	00	15 ⁰	90	150	
N	0.51	1.02	0.020	0.040	

CASE 710






PLANE

- 1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIAMETER (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.



	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	35.20	35.92	1.386	1.414
В	14.73	15.34	0.580	0.604
C	3.05	4.19	0.120	0.165
0	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54	BSC	0.10	0 BSC
Н	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
М		100	_	100
N	0.51	1,52	0.020	0.060

CASE 719



	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	36.45	37.85	1.435	1.490	
В	12.70	15.37	0.500	0.605	
C	44.006	5.84	0.160	0.230	
D	0.38	0.56	0.015	0.022	
F	1.27	1.65	0.050	0.065	
G	2.54	BSC	0.100 BSC		
J	0.20	0.30	0.008	0.012	
K	2.54	4.06	0.100	0.160	
LI	15.24	BSC	0.600	BSC	
М	30	15º	50	150	
N	1151	1.27	0.020	0.050	

CASE 733

Published by Motorola Inc. with portions copied by permission of Signetics Corporation.



MOTOROLA Semiconductor Products Inc.



8253/8253-5 PROGRAMMABLE INTERVAL TIMER


- MCS-85TM Compatible 8253-5
- **■** Count Binary or BCD
- 3 Independent 16-Bit Counters
- Single +5V Supply

- DC to 2 MHz
- m Programmable Counter Modes
- 24-Pin Dual In-Line Package

The Intel® 8253 is a programmable counter/timer chip designed for use as an Intel microcomputer peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable.


PIN CONFIGURATION



PIN NAMES

D7 D0	DATA BUS (8-BIT)
CLKN	COUNTER CLOCK INPUTS
GATEN	COUNTER GATE INPUTS
OUT N	COUNTER OUTPUTS
AD	READ COUNTER
WR	WRITE COMMAND OR DATA
_cs	CHIP SELECT
Ap A	COUNTER SELECT
V _{CC}	+5 VOLTS
GND	GROUND

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel™ Microcomputer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- · Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

- 1. Programming the MODES of the 8253.
- 2. Loading the count registers.
- 3. Reading the count values.

Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

RD (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

WR (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

CS (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The $\overline{\text{CS}}$ input has no effect upon the actual operation of the counters.




Figure 1. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

CS	RD	WR	Α1	A ₀	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	Х	X	Х	Х	Disable 3-State
0	1	1	X	Х	No-Operation 3-State

Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel[™] Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The \overline{CS} can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.




Figure 2. Block Diagram Showing Control Word Register and Counter Functions




Figure 3. 8253 System Interface

OPERATIONAL DESCRIPTION

General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words <u>must</u> be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. Prior to initialization, the MODE, count, and output of all counters is undefined. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

Control Word Format

			D ₄				
SC1	SC0	RL1	RLO	M2	М1	MO	BCD

Definition of Control

SC - Select Counter:

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

RL - Read/Load:

RL1 RL0

0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
1	1	Read/Load least significant byte first, then most significant byte.

M - MODE:

M2 M1 M0

0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

BCD:

0	Binary Counter 16-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

Counter Loading

The count register is not loaded until the count value is written (one or two bytes, depending on the mode selected by the RL bits), followed by a rising edge and a falling edge of the clock. Any read of the counter prior to that falling clock edge may yield invalid data.

MODE Definition

MODE 0: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded. The counter continues to decrement after terminal count has been reached.

Rewriting a counter register during counting results in the following:

- (1) Write 1st byte stops the current counting.
- (2) Write 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.

MODE 2: Rate Generator. Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.

When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. This is accomplished by decrementing the counter by two on the falling edge of each clock pulse. When the counter reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated.

If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by 2 until timeout. Then the whole process is repeated. In this way, if the count is odd, the output will be high for (N+1)/2 counts and low for (N-1)/2 counts.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.


If the count register is reloaded between output pulses, counting will continue from the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.

MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.


Modes	Signal Status	Low Or Going Low	Rising	High
	0	Disables counting		Enables counting
	1	VALUE STATES	Initiates counting Resets output after next clock	
	2	Disables counting Sets output immediately high	Reloads counter Initiates counting	Enables counting
	3	Disables counting Sets output immediately high	Initiates counting	Enables counting
	4	Disables counting		Enables counting
	5		Initiates counting	

Figure 4. Gate Pin Operations Summary


MODE 0: Interrupt on Terminal Count




MODE 3: Square Wave Generator




MODE 1: Programmable One-Shot



MODE 4: Software Triggered Strobe



MODE 2: Rate Generator



MODE 5: Hardware Triggered Strobe




Figure 5. 8253 Timing Diagrams

8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (2¹⁶ for Binary or 10⁴ for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

	MODE Control Word Counter n
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 6. Programming Format

		A1	Α0
	MODE Control Word Counter 0	1	1
	MODE Control Word Counter 1	1	1
	MODE Control Word Counter 2	1	1
LSB	Count Register Byte Counter 1	0	1
MSB	Count Register Byte Counter 1	0	1
LSB	Count Register Byte Counter 2	1	0
MSB	Count Register Byte Counter 2	1	0
LSB	Count Register Byte Counter 0	0	0
MSB	Count Register Byte Counter 0	0	0
	MSB LSB MSB	Counter 0 MODE Control Word Counter 1 MODE Control Word Counter 2 LSB Count Register Byte Counter 1 Count Register Byte Counter 1 LSB Count Register Byte Counter 2 MSB Count Register Byte Counter 2 MSB Count Register Byte Counter 2 LSB Count Register Byte Counter 0 MSB Count Register Byte Counter 0 Count Register Byte Counter 0 Count Register Byte	MODE Control Word Counter 0 MODE Control Word Counter 1 MODE Control Word Counter 2 LSB Count Register Byte Counter 1 Count Register Byte Counter 1 LSB Count Register Byte Counter 2 LSB Count Register Byte Counter 2 LSB Count Register Byte Counter 2 MSB Count Register Byte Counter 2 LSB Count Register Byte Counter 2 LSB Count Register Byte Counter 0 Count Register Byte Counter 0 Counter 0 Count Register Byte Counter 0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

Figure 7. Alternate Programming Formats

Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter <u>must</u> <u>be</u> <u>inhibited</u> either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:

first I/O Read contains the least significant byte (LSB), second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes <u>must</u> be read before any loading WR command can be sent to the same counter.

Read Operation Chart

Α1	A0	RD	
0	0	0	Read Counter No. 0
0	1	0	Read Counter No. 1
1	0	0	Read Counter No. 2
1	1	0	Illegal

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11


D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	0	Х	Х	Х	×

SC1,SC0 - specify counter to be latched.

D5,D4 — 00 designates counter latching operation.

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter's mode.



*If an 8085 clock output is to drive an 8253-5 clock input, it must be reduced to 2 MHz or less.

Figure 8. MCS-85TM Clock Interface*

ABSOLUTE MAXIMUM RATINGS*

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 10\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.2	V _{CC} +.5V	V	
VoL	Output Low Voltage		0.45	V	Note 1
V _{OH}	Output High Voltage	2.4		V	Note 2
կլ	Input Load Current		±10	μА	$V_{IN} = V_{CC}$ to 0V
OFL	Output Float Leakage		±10	μΑ	V _{OUT} = V _{CC} to 0V
1 _{CC}	V _{CC} Supply Current		140	mA	

Note 1: $I_{OL} = 2.2 \text{ mA}$. Note 2: $I_{OH} = -400 \mu\text{A}$.

CAPACITANCE TA = 25°C; VCC = GND = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	pF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	рF	Unmeasured pins returned to V _{SS}

A.C. CHARACTERISTICS $T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5.0V \pm 5\%; GND = 0V$

Bus Parameters (Note 1)

Read Cycle:


		82	253	82	53-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	דומט
t _{AR}	Address Stable Before READ	50		30		ns
t _{RA}	Address Hold Time for READ	5		5		ns
taa	READ Pulse Width	400		300		ns
t _{RD}	Data Delay From READI2I		300		200	ns
t _{DF}	READ to Data Floating	25	. 125	25	100	ns
t _{RV}	Recovery Time Between READ and Any Other Control Signal	1		1		μs

Write Cycle:


		82	253	82	53-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	Address Stable Before WRITE	50		30		ns
twA	Address Hold Time for WRITE	30		30		ns
tww	WRITE Pulse Width	400		300		ns
t _{DW}	Data Set Up Time for WRITE	300		250		ns
t _{WD}	Data Hold Time for WRITE	40		30		ns
t _{RV}	Recovery Time Between WRITE and Any Other Control Signal	1		1		μs

Notes: 1. AC timings measured at V_{OH} = 2.2, V_{OL} = 0.8 2. C_L = 150pF.


Write Timing:



Read Timing:




Input Waveforms for A.C. Tests:



Clock and Gate Timing:

		82	253	82	53-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
tCLK	Clock Period	380	dc	380	dc	ns
^t PWH	High Pulse Width	230		230		ns
tpWL	Low Pulse Width	150		150		ns
tgw	Gate Width High	150		150		ns
tGL	Gate Width Low	100		100		ns
tGS	Gate Set Up Time to CLK↑	100		100		ns
t _{GH}	Gate Hold Time After CLK↑	50		50		ns
top	Output Delay From CLK↓[1]		400		400	ns
tong	Output Delay From Gate\$[1]		300		300	ns

Note 1: CL = 150pF.



Programmable Array Logic Family PAL® Series 20

U.S. Patent 4124899

March 1981

Features/Benefits

- Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- · Reduces chip count by 4 to 1.
- Expedites and simplifies prototyping and board layout.
- · Saves space with 20-pin SKINNY DIP® packages.
- · High speed: 25ns typical propagation delay.
- · Programmed on standard PROM programmers.
- · Programmable three-state outputs.
- Special feature reduces possibility of copying by competitors.

Description

The PAL family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The PAL transfer function is the familiar sum of products. Like the PROM, the PAL has a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array). In addition the PAL provides these options:

- · Variable input/output pin ratio
- · Programmable three-state outputs
- · Registers with feedback
- · Arithmetic capability


PAL* is a registered trademark of Monolithic Memories

PART NUMBER	DESCRIPTION
PAL10H8	OCTAL 10 INPUT AND-OR GATE ARRAY
PAL12H6	HEX 12 INPUT AND-OR GATE ARRAY
PAL14H4	QUAD 14 INPUT AND-OR GATE ARRAY
PAL16H2	DUAL 16 INPUT AND-OR GATE ARRAY
PAL16C1	16 INPUT AND-OR/AND-OR-INVERT GATE ARRAY
PAL10L8	OCTAL 10 INPUT AND-OR-INVERT GATE ARRAY
PAL12L6	HEX 12 INPUT AND-OR-INVERT GATE ARRAY
PAL 14L4	QUAD 14 INPUT AND-OR-INVERT GATE ARRAY
PAL 16L2	DUAL 16 INPUT AND-OR-INVERT GATE ARRAY
PAL16L8	OCTAL 16 INPUT AND-OR-INVERT GATE ARRAY
PAL 16A8	OCTAL 16 INPUT REGISTERED AND-OR GATE ARRAY
PAL16R6	HEX 16 INPUT REGISTERED AND-OR GATE ARRAY
PAL16R4	QUAD 16 INPUT REGISTERED AND-OR GATE ARRAY
PAL16X4	QUAD 16 INPUT REGISTERED AND-OR-XOR GATE ARRAY
PAL16A4	QUAD 16 INPUT REGISTERED AND-CARRY-OR-XOR GATE ARRAY

Unused inputs are tied directly to V_{CC} or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low to high transition of the clock. PAL Logic Diagrams are shown with all fuses blown, enabling the designer use of the diagrams as coding sheets.

The entire PAL family is programmed on inexpensive conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.


Ordering Information






J20 Ceramic DIP

 $\theta_{
m JA}$ = 75° C/W $\theta_{
m JC}$ = 35° C/W



UNLESS O (HERWISE SPECIFIED: ALL DIMENSI)'NS MIN.-MAX. IN INCHES. ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.


N20 Plastic Kool DipTM $\theta_{JA} = 75^{\circ} \text{ C/W}$ $\theta_{JC} = 35^{\circ} \text{ C/W}$



Monolithic Memories reserves the right to make changes in order to improve circuitry and supply the Besit product possible.

Monolithic Memories cannot assume responsibility for the use of any circuitry described other than circuitry entirely embodied in their product. No other griguit patentificenses are implied.

PAL Series 20



PAL Series 20

Absolute Maximum Ratings	Operat	ng Programming
Supply Voltage, VCC		
Input Voltage	5	5V 12V*
Off-state output Voltage		
Storage temperature	<i>.</i>	65° to +150°C

Operating Conditions

SYMBOL	PARAMETER	A	ALITAI	RY	COMMERCIAL			UNIT
STMBUL	PANAMETER	MIN	NOM	MAX	MIN	NOM	MAX	ONII
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature				0		75	°C
TC	Operating case temperature	-55		125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDIT	IONS	MIN	TYP MAX	UNIT
VIL	Low-level input voltage					0.8	V
VIH	High-level input voltage				2		٧
v _{IC}	Input clamp voltage	V _{CC} = MIN	l ₁ = -18	BmA		-1.5	V
I _{IL}	Low-level input current †	V _{CC} = MAX	V _I = 0.4	V		-0.25	mA
ΊΗ	High-level input current †	V _{CC} = MAX	V ₁ = 2.4	V		25	μΑ
11	Maximum input current	V _{CC} = MAX	V _I = 5.5	V		1	mA
V _{OL}	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	10H8, 12H6, 14H4 16H2, 16C1, 10L8 12L6, 14L4, 16L2 16L8 16R8	MIL IOL = 8mA MIL IOL = 12mA		0.5	V
		V _{IH} = 2V	16R6 16R4 16X4 16A4	COM IOL = 24mA			
V _{ОН}	High-level output voltage	V _{CC} = MIN V _{IL} = 0.8V	MIL	I _{OH} = -2mA	2.4		V
		V _{IH} = 2V	СОМ	I _{OH} = −3.2mA	ł		
lozL	Off-state output current †	$V_{CC} = MAX$ $V_{IL} = 0.8V$	16L8 16R8 16R6 16R4	V _O = 0.4V		-100	μΑ
lozh		V _{IH} = 2V	16X4 16A4	V _O = 2.4V		100	μΑ
los	Output short-circuit current **	V _{CC} = 5V		v _O = 0V	-30	-130	mA
			10H8, 12H6, 14H 10L8, 12L6, 14L			55 90	
lcc	Supply current	V _{CC} = MAX	16R4, 16R6, 16R8, 16L8	СОМ		120 180	
·	copply callent	ACC - MINY	16L8	MIL		140 210	mA
			16R4, 16R6, 16R	8 MIL		150 225	1
			16X4			160 225	
			16A4		-	170 240	

⁺ + O pin leakage is the worst case of ${}^{1}OZX$ or ${}^{1}IX$ - e.g. ${}^{1}IL$ and ${}^{1}OZH$

^{*} Pins 1 and 11 may be raised to 22V max


^{**} Only one output shorted at a time

PAL Series 20


Switching Characteristics Over Operating Conditions

				N	ILITA	RY	CO	MMER	CIAL	UNIT	
SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT	
[†] PD	Input to	10H8 12H6 14H4 16H2 10L8 12L6 14L4 16L2	R ₁ = 560Ω R ₂ = 1.1kΩ		25	45		25	35	ns	
	16C1				25	45		25	40	_	
^t PD	Input or feeds	back to output			25	45		25	35	ns	
†CLK	Clock to outp	ut or feedback			15	25		15	25	กร	
t _{PZX}	Pin 11 to outp	out enable			15	25		15	25	ns	
texz	Pin 11 to outp	out disable			15	25		15	25	ns	
^t PZX	Input to outpu	ut enable	16R8 16R6 16R4 16L8 16X4 16A4		25	45		25	35	ns	
†PXZ	Input to outpo	ut disable	10.44 10.44		25	45		25	35	ns	
	Width of	Low	R, 2009	25			25			ns	
t₩	clock	High	R ₂ 390!	25			25			1189	
	Setup time	16R8 16R6 16R4	112 000.1	45			35			ns	
^t SU	from input or feedback	16X4 16A4		55			45			1113	
tH	Hold time			0	-15		0	-15		ns	
	Maximum	16R8 16R6 16R4		14			16			NALL:	
^f MAX	frequency	16X4 16A4		12			14			MHz	

Test Load



Schematic of Inputs and Outputs



Available Programmers

MANUFACTURER	PERSONALITY CARD SET	SOCKET ADAPTER CONFIGURATION
Cybernetic Programming Systems, Inc	CYMPC-1	
Data I/O Corporation	909-1427	715 1428-1 715 1428-2 715 1428-3
Pro-Log Corporation	PM9068	
Stag Systems	PM202	AM10H8 AM10L8 AM12H6 AM12L6 AM14H4 AM14L4 AM16H2 AM16L2 AM16C1
Structured Design	SD20/24	

PAL Series 20

Programming

PAL fuses are programmed using a low-voltage linear-select procedure which is common to all 15 PAL types. The array is divided into two groups, products 0 thru 31 and products 32 thru 63, for which pin identifications are shown in Pin Configurations below. To program a particular fuse, both an input line and a product line are selected according to the following procedure:

Step 1 Raise Output Disable, OD, to VIHH

Step 2 Select an input line by specifying $I_0, I_1, I_2, I_3, I_4, I_5, I_6, I_7$ and L/R as shown in Table 1.

Step 3 Select a product line by specifying A_0 , A_1 and A_2 one-of-eight select as shown in Table 2.

Step 4 Raise V_{CC} (pin 20) to V_{IHH}

Step 5 Program the fuse by pulsing the output pins, O, of the selected product group to $V_{\mbox{\footnotesize{IHH}}}$ as shown in Programming Waveform.

Step 6 Lower V_{CC} (pin 20) to 6.0 V

Step 7 Pulse the CLOCK pin and verify the output pin, O, to be Low for active Low PAL types or High for active High PAL types.

Step 8 Lower V_{CC} (pin 20) to 4.5 V and repeat step 7.

Step 9 Should the output not verify, repeat steps 1 thru 8 up to five (5) times.

This procedure is repeated for all fuses to be blown (see Programming Waveforms).

To prevent further verification, two last fuses may be blown by raising pin 1 and pin 11 to $\rm V_P, \rm V_{CC}$ is not required during this operation.

Voltage Legend

L = Low-level input voltage, V_{IL} H = High-level input voltage, V_{IH} HH = High-level program voltage, V_{IHH} Z = High impedance (e.g., 10kΩ to 5.0V)


INPUT	PIN IDENTIFICATION								
LINE NUMBER	17	16	15	14	lз	12	11	10	L/R
0	нн	нн	нн	нн	нн	нн	нн	L	Z
1	нн	нн	нн	нн	нн	нн	нн	Н	Z
2	нн	нн	нн	нн	нн	нн	нн	L	нн
3	нн	нн	нн	нн	нн	нн	нн	Н	нн
4	нн	нн	нн	нн	нн	нн	L	НН	Z
5	НН	нн	НН	нн	НН	нн	Н	нн	Z
6	НН	НН	нн	НН	НН	нн	L	НН	нн
7	НН	НН	НН	НН	НН	нн	Н	нн	НН
8	НН	НН	НН	нн	НН	L	НН	нн	Z
9	нн	НН	нн	нн	нн	н	нн	НН	Z
10	нн	нн	нн	НН	НН	L	нн	НН	HH
11	НН	нн	нн	нн	HH	Н	НН	нн	НН
12	нн	нн	НН	НН	L	нн	НН	НН	Z
13	НН	нн	нн	НН	Н	НН	НН	НН	Z
14	нн	нн	НН	нн	L	нн	нн	НН	нн
15	нн	НН	НН	НН	Н	НН	НН	НН	НН
16	нн	НН	НН	L	HH	нн	НН	НН	Z
17	нн	НН	НН	Н	НН	НН	HH	HH	Z
18	НН	НН	HH	L	нн	НН	НН	нн	НН
19	HH	НН	НН	Н	НН	НН	НН	нн	нн
20	HH	НН	L	НН	НН	HH	HH	НН	Z
21	НН	НН	Н	НН	нн	HH	НН	НН	Z
22	HH	НН	L	нн	НН	нн	HH	НН	HH
23	HH	НН	Н	НН	НН	нн	НН	НН	нн
24	HH	L	НН	нн	НН	НН	НН	НН	Z
25	НН	Н	НН	HH	HH	HH	HH	НН	Z
26	нн	L	НН	нн	HH	HH	НН	НН	НН
27	НН	Н	нн	НН	нн	НН	НН	НН	нн
28	L	нн	нн	НН	НН	НН	НН	НН	Z
29	Н	Інн і	нн	НН	нн	нн	НН	нн	Z
30	L	нн	НН	НН	нн	НН	HH	НН	нн
31	Ι	НН	НН	НН	нн	НН	НН	нн	НН

Table 1 Input Line Select

PRODUCT	PIN IDENTIFICATION						
LINE NUMBER	03	02	01	00	A ₂	A ₁	A ₀
0, 32	Z	Z	Z	НН	Z	Z	Z
1, 33	Z	Z	Z	, HH	Z	Z	нн
2, 34	Z	Z	Z	НН	Z	НН	Z
3, 35	Z	Z	Z	нн	Z	нн	нн
4, 36	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z		Z Z Z Z Z Z Z Z Z	НН	нн	Z	Z
5. 37	Z	Z	Z	нн	нн	Z	нн
6. 38	Z	Z	Z	HH	HH	нн	Z
7. 39	Z	Z		нн	нн	НН	HH
8, 40	Z	Z	нн	Z	Z	Z Z	Z
9. 41	Z	Z	НН	Z	Z Z Z	Z	HH
10. 42	Z	Z	HH	Z	Z	HH	Z
11, 43	Z	Į Ż	нн	Z		нн	нн
12, 44	Z	Z	нн	Z	HH	Z	Z
13, 45	Z	Z	нн	Z	нн	Z	нн
14. 46	Z	Z	нн	Z	HH	нн	Z
15. 47	Z	Z	нн	Z	HH	HH	нн
16, 48	Z	нн	Z	Z	Z	Z Z	Z
17, 49	Z	нн	Z	Z	Z Z Z	Z	нн
18, 50	Z	HH	Z	Z	Z	нн	Z
19, 51	Z	нн	Z	Z		НН	HH
20, 52	Z	нн	Z	Z	нн	Z	Z
21, 53	Z	нн	Z	Z	нн	Z	HH
22. 54	Z	нн	Z	Z	нн	HH	Z
23, 55		нн	Z	Z	нн	HH	нн
24, 56	нн	Z	Z	Z	Z Z	Z	Z
25, 57	нн	Z	Z	Z	Z	Z	нн
26, 58	нн	Z	Z	Z	Z	НН	Z
27. 59	нн !	Z	Z	Z	Z	НН	нн
28, 60	HH :	Z	Z	Z	нн	Z	Z
29, 61	нн	Z	Z	Z	нн	Z	HH
30, 62	нн	Z Z Z Z Z Z Z Z	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	нн	нн	Z
31, 63	нн	Z	Z	Ζ	нн	НН	нн

Table 2 Product Line Select


PAL Series 20



Programming Parameters $T_A = 25^{\circ}C$

SYMBOL	PARAMETER		MIN	LIMITS TYP	MAX	UNIT
VIHH	Program-level input voltage		11	115	12	V
		Output Program Pulse			50	
Чнн	Program-level input current	OD. L/R			25	mA
		All Other Inputs			5	
ССН	Program Supply Current				400	mA
Тр	Program Pulse Width		10		50	μS
t _D	Delay time		100			ns
t _{DV}	Delay Time to Verify		100			μS
	Program Pulse duty cycle				25	0/0
VP	Verify-Protect-input voltage		20	21	22	V
1 _P	Verify-Protect-input current		-		400	mA
ТРР	Verify-Protect Pulse Width		20		50	msec


Programming Waveforms




PAL Series 20

Logic Diagram PAL16L8 **INPUTS (0-31)** \triangleright \triangleright PRODUCT TERMS (0-63) \triangleright \triangleright 12 11


Logic Diagram PAL12H6



Logic Diagram PAL16L2



Logic Diagram PAL14L4



Am27S20 • Am27S21

1024-Bit Generic Series Bipolar PROM

DISTINCTIVE CHARACTERISTICS

- High Speed 45ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- · High current open collector and three-state outputs
- Fast chip select
- Access time tested with N² patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

GENERIC SERIES CHARACTERISTICS

The Am27S20 and Am27S21 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMe

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


ORDERING INFORMATION

Package Type	Temperature Range	Order Number		
	Open Collectors			
Hermetic DIP	0°C to +75°C	AM27S20DC		
Hermetic DIP	-55°C to +125°C	AM27S20DM		
Hermetic Flat Pak	-55°C to +125°C	AM27S20FM		
	Three-State Outputs			
Hermetic DIP	0°C to +75°C	AM27S21DC		
Hermetic DIP	-55°C to +125°C	AM27S21DM		
Hermetic Flat Pak	-55°C to +125°C	AM27S21FM		


FUNCTIONAL DESCRIPTION

The Am27S20 and Am27S21 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 256 x 4 configuration, they are available in both open collector Am27S20 and three-state Am27S21 output versions. After programming, stored information is read on outputs O_0-O_3 by applying unique binary addresses to A_0-A_7 and holding the chip select inputs, \overline{CS}_1 and \overline{CS}_2 , at a logic LOW. If either chip select input goes to a logic HIGH, O_0-O_3 go to the off or high impedance state.






LOGIC SYMBOL



CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

BPM-029

BPM-028

Am27S20 • Am27S21

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	~0.5V to +V _{CC} max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

OPERATING RANGE

COM'L	Am27S20XC, Am27S21XC	$T_A = 0$ °C to +75°C	$V_{CC} = 5.0V \pm 5\%$
MIL	Am27S20XM, Am27S21XM	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	$V_{CC} = 5.0V \pm 10\%$

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	arameters Description		Conditions	i	Min.	Typ. (Note 1)	Max.	Units
V _{OH} (Am27S21 only)	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}		2.4			Volts	
V _{OL}	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 16mA V _{IN} = V _{IH} or V _{IL}				0.45	Volts	
V _{tH}	Input HIGH Level	Guaranteed voltage for	input logical	HIGH	2.0			Volts
V _{IL}	Input LOW Level	Guaranteed voltage for a	input logical	LOW			0.8	Volts
IIL	Input LOW Current	V _{CC} = MAX., V _{IN} - 0.45V			-0.010	-0.250	mA	
1 _{1H}	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V				25	μА	
11	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V				1.0	mA	
¹ SC (Am27S21 only)	Output Short Circuit Current	V _{CC} = MAX., V _{OUT} = 0.0V (Note 2)		-20	-40	-90	mA	
Icc	Power Supply Current	All inputs - GND V _{CC} = MAX.			95	130	mA	
V _I	Input Clamp Voltage	V _{CC} = MIN	., I _{IN} 18r	nA			-1.2	Volts
				V _O = 4.5V			40	
CEX	Output Leakage Current	V _{CC} = MAX.	Am27\$21	VO = 2.4V			40	μА
		VCS1 = 2.4V only	only	V _O = 0.4V			-40	
CIN	Input Capacitance	V _{IN} = 2.0V	@ f = 1 MHz	(Note 3)		4		
C _{OUT}	Output Capacitance	V _{OUT} = 2.0	OV @ f = 1 M	Hz (Note 3)		8		pF

Note 1. Typical limits are at V_{CC} 5.0V and T_A = 25°C

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

3. These parameters are not 100% tested, but are periodically sampled.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA


Am27S20 • Am27S21

			Тур	Ma		
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
t _{AA}	Address Access Time		25	45	60	ns
tEA	Enable Access Time	AC Test Load (See Notes 1-3)	15	20	30	ns
t _{ER}	Enable Recovery Time	(000 110103 1 0)	15	20	30	ns

Notes: 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.

2. For open collector outputs, t_{EA} and t_{ER} are tested with S_1 closed to the 1.5V output level. $C_L = 30 pF$.

For three state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH} - 0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL} + 0.5V level.



Am27S20 • Am27S21

PROGRAMMING

The Am27S20 and Am27S21 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the $\overline{\text{CS}}_1$ input is at a logic HIGH. Current is gated through the addressed fuse by raising the $\overline{\text{CS}}_1$ input from a logic HIGH to 15 volts. After 50 μsec , the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50 μsec . Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the \overline{CS}_1 pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V_{CC} should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

PROGRAMMING PARAMETERS


arameter	Description	Min.	Max.	Units
V _{CCP}	V _{CC} During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
V _{1LP}	Input LOW Level During Programming	0.0	0.45	Volts
V _{CSP}	CS ₁ Voltage During Programming	14.5	15.5	Volts
V _{OP}	Output Voltage During Programming	19.5	20.5	Volts
V _{ONP}	Voltage on Outputs Not to be Programmed	0	V _{CCP} +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V _{OP})/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V _{CS})/dt	Rate of CS ₁ , Voltage Change	100	1000	V/µsec
•.	Programming Period - First Attempt	50	1:00	μsec
t _P	Programming Period - Subsequent Attempts	5.0	15	msec

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- Delays t₁, t₂, t₃ and t₄ must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
- During t_v, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

PROGRAMMING WAVEFORMS ADDRESS SELECTED ADDRESS STABLE VIHP VCSP VCSP VIHP VCSP VIHP VOP PROGRAMMED OUTPUT VEMIFY VOH VEMIFY VOL PROGRAMMING CYCLE BPM-032

SIMPLIFIED PROGRAMMING DIAGRAM



BPM-033

PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 Issaquah, Wash. 98027

Pro-Log Corp. 2411 Garden Road Monterey, Ca. 93940

PROGRAMMER MODEL(S)

Model 5, 7 and 9

M900 and M920

AMD GENERIC BIPOLAR

PROM PERSONALITY BOARD

909-1286-1

PM9058

Am27S20 • Am27S21

715-1408-1

PA16-5 and 256 x 4 (L)

ADAPTERS AND CONFIGURATOR

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ASCII BPNF

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 256 words, starting with word 0, in the following format:
 - a. Any characters, including carriage return and line feed,
 - b. The letter "B", indicating the beginning of the data word.
 - c. A sequence of four Ps or Ns, starting with output O3.
 - d. The letter "F", indicating the finish of the data word.
 - e. Any text, including carriage return and line feed, except the letter "B"

A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the four Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


TYPICAL PAPER TAPE FORMAT

øøø	BNNNPF	WORD ZERO (R) (L)
	BPPNNF	COMMENT FIELD (R) (L)
ØØ2	BPPPNF	ANY (R) (I.)
	BNNNNF	TEXT (R) (L)
øø4	BNNNPF	CAN (R) (L)
.,	BPPNNF	GO (R) (L)
øø6	BPPNNF	HERE (R) (L)
	::::::	:
255	BPPPNF	END (R) (L)

RESULTING DEVICE TRUTH TABLE (\overline{CS}_1 & \overline{CS}_2 = LOW)

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	03	O_2	O_1	00
L	L	L	Ł	L	L	L	L	L	L	L	н
L	L	L	L	L	L	L	Н	н	н	L	L
L	L	L	L	L	L	Н	L	н	н	н	L
	L	L	L	L	L.	Н	Н	L	L.	L	L
L	L	L	L	L	н	L,	L	L	L.	L	Н
L	L	L	L	L.	Н	L	Н	н	н н	L	L
L	L	L	L	L	Н	Н	L	н	н	L	L
								н			
н	н	н	н	Н	Н	н	н	lн	н	н	L

ASCII PAPER TAPE




BPM-034

BPM-035

APPLYING THE Am27S20/21

Typical application of the Am27S20/21 is shown below. The Am27S20/21's are employed as mapping ROMs in a microprogram computer control unit. The eight-bit macroinstruction from main memory is brought into the A₀₋₇ inputs of the mapping ROM array. The instruction is mapped into a 12-bit address space with each PROM output supplying 4 bits. The 12 bits of address are then supplied to the "D" inputs of the Am2910 as a possible next address source for microprogram

memory. The MAP output of the Am2910 is connected to the \overline{CS}_1 input of the Am27S20/21 such that when the \overline{CS}_1 input is HIGH, the outputs of the PROMs are either HIGH in the case of the Am27S20 or in the three-state mode in the case of the Am27S21. In both cases the $\overline{\text{CS}}_2$ input is grounded, thus data from other sources are free to drive the D inputs of the Am2910 when MAP is HIGH.



PHYSICAL DIMENSIONS Dual-In-Line 16-Pin Ceramic 16-Pin Flat Package 0 925 0 245 0 285 0 245 0 285 0 050 0 015 0 370 0 130 0.045 0 990

Am27S18 • Am27S19

256-Bit Generic Series Bipolar PROM

DISTINCTIVE CHARACTERISTICS

- High Speed 40ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- · High current open collector and three-state outputs
- Fast chip select
- Access time tested with N² patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

FUNCTIONAL DESCRIPTION

The Am27S18 and Am27S19 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 32 x 8 configuration, they are available in both open collector Am27S18 and three-state Am27S19 output versions. After programming, stored information is read on outputs $O_0\!-\!O_7$ by applying unique binary addresses to $A_0\!-\!A_4$ and holding the chip select input, \overline{CS} , at a logic LOW. If the chip select input goes to a logic HIGH, $O_0\!-\!O_7$ go to the off or high impedance state.

GENERIC SERIES CHARACTERISTICS


The Am27S18 and Am27S19 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliabilty. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.


Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

LOGIC SYMBOL



	BPM-019
CONNECTION DIAGRAM	

Package Type	Temperature Range	Order Number			
Open Collectors					
Hermetic DIP 0°C to +75°C AM27S18D0					
Hermetic DIP	-55°C to +125°C	AM27S18DM			
Hermetic Flat Pak	-55°C to +125°C	AM27S18FM			
Three-State Outputs Hermetic DIP 0°C to +75°C AM27S19DC					
					Hermetic DIP
Hermetic Flat Pak	-55°C to +125°C	AM27S19FM			



Top View

Note: Pin 1 is marked for orientation.

BPM-020

Am27S18 • Am27S19

MAXIMUM RATINGS (Above which the useful life may be impaired	MAXIMUM RAT	TINGS (Above	e which the	useful life	may be	impaired)
--	-------------	--------------	-------------	-------------	--------	-----------

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V _{CC} max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to, +5mA

OPERATING RANGE

	COM'L	Am27S18XC, Am27S19XC	$T_A = 0$ °C to +75°C	$V_{CC} = 5.0V \pm 5\%$
-	MIL	Am27S18XM, Am27S19XM	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	$V_{CC} = 5.0V \pm 10\%$

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	Description	Te	st Condition	s	Min.	Typ. (Note 1)	Max.	Units
V _{OH} (Am27LS19 only)	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}		2.4			Volts	
VOL	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 16mA V _{IN} = V _{IH} or V _{II}					0.45	Volts
V _{1H}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs					0.8	Volts
IIL	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.45V				-0.010	-0.250	mA
IIH	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V					25	μА
l ₁	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V					1.0	mA
ISC (Am27LS19 only)	Output Short Circuit Current	V _{CC} = MAX., V _{OUT} = 0.0V (Note 2)			20	-40	-90	mA
Icc	Power Supply Current	All inputs = GND V _{CC} = MAX.				90	115	mA
Vi	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Volts	
				V _O ≈ 4.5V			40	
ICEX	Output Leakage Current	$V_{\overline{CS}} = MAX.$ $V_{\overline{CS}} = 2.4V$	Am27LS19	V _O = 2.4V			40	μА
		VCS - 2.4V	only	V _O = 0.4V			-40	
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1 MHz (Note 3)				4		
COUT	Output Capacitance	Vour = 2	.0V @ f = 1 N	IHz (Note 3)		8		pF

Notes: 1. Typical limits are at V_{CC} = 5.0 V and T_A = 25°C.

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.


3. These parameters are not 100% tested, but periodically sampled.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	M		
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
t _{AA}	Address Access Time		25	40	50	ns
t _{EA}	Enable Access Time	AC Test Load (See Notes 1-3)	15	25	30	ns
ten	Enable Recovery Time	(000 110100 7 0)	15	25	30	ns

Notes: 1. t_{AA} is tested with switch S_1 closed and C_L = 30pF.

- tag is tested with switch S₁ closed and C_L = 30pF.
 For open collector outputs, t_{EA} and t_{ER} are tested with S₁ closed to the 1.5V output level. C_L = 30pF.
 For three state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH} 0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL} + 0.5V level.



Am27S18 • Am27S19

PROGRAMMING

The Am27S18 and Am27S19 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the \overline{CS} input is at a logic HIGH. Current is gated through the addressed fuse by raising the \overline{CS} input from a logic HIGH to 15 volts. After 50 $\mu \rm sec$, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50 $\mu \rm sec$. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which

the current drops to approximately 40mA. Current into the \overline{CS} pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V_{CC} should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

PROGRAMMING PARAMETERS


Parameter	Description	Min.	Max.	Units
V _{CCP}	V _{CC} During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
V _{ILP}	Input LOW Level During Programming	0.0	0.45	Voits
V _{CSP}	CS Voltage During Programming	14.5	15.5	Volts
V _{OP}	Output Voltage During Programming	19.5	20.5	Volts
V _{ONP}	Voltage on Outputs Not to be Programmed	0	V _{CCP} +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V _{OP})/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V _{CS})/dt	Rate of CS Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μѕес
t _P	Programming Period - Subsequent Attempts	5.0	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
 - Delays t₁, t₂, t₃ and t₄ must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
 - During ty, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
 - 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

BPM-023

ADDRESS SELECTED ADDRESS STABLE ADDRESS INPUTS SELECTED ADDRESS STABLE VIHP VCSP VCSP VIHP VCSP VIHP VILP VILP VILP VOP PROGRAMMED OUTPUT PROGRAMMED OUTPUT PROGRAMMING CYCLE

SIMPLIFIED PROGRAMMING DIAGRAM



BPM-024

PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic

programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Coro P.O. Box 308 Issaquah, Wash. 98027

Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Monterey, Ca. 93940 M900 and M920

AMD GENERIC BIPOLAR

909-1286-1

PM9058

PROM PERSONALITY BOARD

Am27S18 • Am27S19 ADAPTERS AND

CONFIGURATOR

715-1407-1

PA16-6 and 32 x 8 (L)

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ASCII BPNF

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

1. A leader of at least 25 rubouts.

L)= LINE FEED

- 2. The data patterns for all 32 words, starting with word 0, in the following format:
 - a. Any characters, including carriage return and line feed, except "B".
 - b. The letter "B", indicating the beginning of the data word.
 - c. A sequence of eight Ps or Ns, starting with output O7.
 - d. The letter "F", indicating the finish of the data word.
 - e. Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


RESULTING DEVICE TRUTH TABLE ($\overline{CS} = LOW$)

TYPICAL PAPER TAPE FORMAT

øøø	BPNPPNNNPF	WORD ZERO (R) (L)
	BPPPPPPNNF	COMMENT FIELD (R) (L)
ØØ2	BNNNPPPPNF	ANY (R) (L)
	BNNNNNNNF	TEXT (R) (L)
ØØ4	B PNNNNNN PF	CAN (R) (L)
	BNPPNPPNNF	GO (R) (L)
øø6	BPNN PPPNNF	HERE R L
:		;
Ø31	BNNNNPPPNF	end (R) (L)
(R) = (CARRIAGE RETU	RN
· · ·		

									•			
A4	A ₃	A_2	A ₁	A ₀	07	06	05	04	03	02	01	00
L	L	L	L	L	н	L	н	н	L	L	L	н
L	L	L	L	н	н	н	н	н	н		L	L
L	L	L	н	Ł	L	L	L	н	н	н	н	L
L	L	L	Н	н	L	L	L	L	L	L	Ł	L
Ł	L	Н	L	L	н	L	L	L	Ł	L	L	н
L	L	Н	L	н	L	Н	Н	L	н	н	L	L
L	L	н	н	L	н	L	L	н	н	н	Ł	L
	:							:				
1.1	u '	ш	ы	ш				i.	ш	ш	-	1

ASCII PAPER TAPE



8PM-025


Am27S18 • Am27S19


APPLYING THE Am27S18 AND Am27S19

The Am27S18 and Am27S19 PROMs may be used as code converters. Examples include conversion of hexadecimal, octal or BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking con-

trol or code selector input. The use of a single Am27S18 or Am27S19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.


TRUTH TABLE






PHYSICAL DIMENSIONS Dual-In-Line

16-Pin Ceramic



16-Pin Flat Package





2764 (8K x 8) UV ERASABLE PROM

- 200 ns (2764-2) Maximum Access Time . . . HMOS*-E Technology
- Compatible to High Speed 8mHz 8086-2 MPU . . . Zero WAIT State
- **Two Line Control**

- Pin Compatible to 2732A EPROM
- Industry Standard Pinout . . . JEDEC **Approved**
- Low Active Current...100mA Max.
- ±10% V_{CC} Tolerance Available


The Intel® 2764 is a 5V only, 65,536-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 2764 access time is 250ns with speed selection available at 200ns. The access time is compatible to high performance microprocessors, such as Intel's 8mHz 8086-2. In these systems, the 2764 allows the microprocessor to operate without the addition of WAIT states.

An important 2764 feature is the separate output control, Output Enable (OE) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the OE and CE controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2764 has a standby mode which reduces the power dissipation without increasing access time. The active current is 100mA, while the standby current is only 40mA. The standby mode is achieved by applying a TTL-high signal to the CE


 $\pm 10\%$ V_{CC} tolerance is available as an alternative to the standard $\pm 5\%$ V_{CC} tolerance for the 2764. This can allow the system designer more leeway in terms of his power supply requirements and other system parameters.

The 2764 is fabricated with HMOS*-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.



A6 [23 A₈ 22 Ag 45 d A4C 21 A11 20 | OE VPP A 3 [A 2 🗆 19 🗖 A₁₀ A₁ ΩŒ

2732A PIN CONFIGURATION



PIN CONFIGURATION		2764
THE CONTINUONATION	PIN	CONFIGURATION

Vpp 🗀	1	28	□ vcc
A12	2	27	PGM
A7 🗀	3	26	N.C.III
A6 🗔	4	25	□ A8
A5 🗀	5	24	A9
A4 🗆	6	23	A11
A3 🗆	7	22	ÖΕ
A2 🗆	8	21	A10
A1 🗆	9	20	CE
A0 🗔	10	19	07
00 □	11	18	06
01 🗆	12	17	□ 05
02	13	16	04
GND	14	15	□ 03
		 _	,

[1] For upgradability to JEDEC approved 128K EPROMs, provide an address line to pin 26. For compatibility with the 2732A and 32K ROMs, provide a trace from V_{CC} to pin 26

MODE SELECTION

PINS	C E (20)	O E (22)	PGM (27)	V _{ρρ} (1)	V _{cc} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	V _{IL}	V _{IH}	V _{cc}	V _{cc}	Dour
Standby	V _{IH}	×	х	V _{cc}	V _{cc}	High Z
Program	V _{IL}	X	VIL	V _{PP}	V _{cc}	D _{IN}
Program Verify	VIL	V _{IL}	V _{IH}	V_{pp}	V _{cc}	D _{out}
Program Inhibit	V _{IH}	х	х	V _{PP}	V _{cc}	High Z

x can be either VIL or VIH

PIN NAMES

A ₀ -A ₁₂	ADDRESSES
CE	CHIP ENABLE
ŌE	OUTPUT ENABLE
O ₀ -O ₇	OUTPUTS
PGM	PROGRAM
N.C.	NO CONNECT

^{*}HMOS is a patented process of Intel Corporation.

ABSOLUTE MAXIMUM RATINGS*

 V_{PP} Supply Voltage with Respect to Ground During Programming+22V to -0.6V

.COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	2764-2	2764	2764-3	2764-4
Operating Temperature Range	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C
V _{CC} Power Supply ^{1,2}	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 5%
V _{PP} Voltage ²	V _{PP} = V _{CC}	V _{PP} = V _{CC}	$V_{PP} = V_{CC}$	V _{PP} = V _{CC}

2764-25	2764-30	2764-45		
0°C-70°C	0°C-70°C	0°C-70°C		
5V ± 10%	5V ± 10%	5V ± 10%		
V _{PP} = V _{CC}	$V_{PP} = V_{CC}$	$V_{PP} = V_{CC}$		

READ OPERATION

D.C. AND OPERATING CHARACTERISTICS

			Limits	,		
Symbol	Parameter	Min	Typ ³	Max	Unit	Conditions
ILI	Input Load Current			10	μА	V _{IN} = 5.5V
I _{LO}	Output Leakage Current			10	μΑ	V _{OUT} = 5.5V
I _{PP1} ²	V _{PP} Current Read			5	mA	$V_{pp} = 5.5V$
I _{CC1} ²	V _{cc} Current Standby			40	mA	CE = V _{IH}
I _{CC2} ²	V _{cc} Current Active		70	100	mA	CE = OE = VIL
V _{IL}	Input Low Voltage	1		+.8	V	
V _{IH}	Input High Voltage	2.0		V _{cc} + 1	V	
V _{OL}	Output Low Voltage			.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA

A.C. CHARACTERISTICS


Symbol		2764-2 Limits		2764-25 & 2764 Limits		2764-30 & 2764-3 Limits		2764-45 & 2764-4 Limits			Test
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Conditions
† ACC	Address to Output Delay		200		250		300		450	ns	CE = OE = VII
t CE	CE to Output Delay		200		250		300		450	ns	ŌĒ=V _{IL}
^t OE	OE to Output Delay		75		100		120		150	ns	CE = V _{IL}
t _{DF} 4	OE High to Output Float	0	60	0	85	0	105	0	130	ns	CE=V _{IL}
^t он	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0		0		0		ns	CE = OE = V _{II}

- NOTES: 1. V_{cc} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 - 2. V_{PP} may be connected directly to V_{cc} except during programming. The supply current would then be the sum of I_{cc} and I_{PP1}.
 - 3. Typical values are for $t_A=25^{\circ}\text{C}$ and nominal supply voltages.
 - 4. This parameter is only sampled and not 100% tested.


CAPACITANCE T_A = 25°C, f = 1MHz

Symbol	Parameter	Typ. 1	Max.	Unit	Conditions
C _{IN} ²	Input Capacitance	4	6	pF	V _{IN} =0V
Cour	Output Capacitance	8	12	pF	V _{out} =0V


A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



NOTES: 1. Typical values are for T_A = 25°C and nominal supply voltages.

- 2. This parameter is only sampled and is not 100% tested.

 3. \overline{OE} may be delayed up to $t_{ACC} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .

 4. t_{OF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.



2764

PROGRAMMING

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5^{\circ}$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

			Li			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
ILI	Input Current (All Inputs)			10	μΑ	VIN = VIL OF VIH
V _{OL}	Output Low Voltage During Verify			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	2.4			٧	$I_{OH} = -400 \mu A$
I _{cc2}	V _{cc} Supply Current (Active)			100	mA	
VIL	Input Low Level (All Inputs)	-0.1		0.8	V	
VIH	Input High Level	2.0		V _{cc} + 1	٧	
Ipp	V _{PP} Supply Current			30	mA	CE = V _{IL} = PGM

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}C$, $V_{cc} = 5V \pm 5\%$, $V_{pp} = 21V \pm 0.5V$ (see Note 1)


			Li			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions*
t _{AS}	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
t _{os}	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0			μs	
t _{DH}	Data Hold Time	2			μs	
t _{DF}	Chip Enable to Output Float Delay	0		130	ns	
t _{vs}	V _{PP} Setup Time	2			μs	
t _{PW}	PGM Pulse Width During Programming	45	50	55	ms	
t _{CES}	CE Setup Time	2			μs	
toe	Data Valid from OE			150	ns	

*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	2.4V
Input Timing Reference Level 1V a	nd 2V
Output Timing Reference Level 0.8V and	1 2.0V

NOTE:1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

PROGRAMMING WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 2764 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2764 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2764 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2764 window to prevent unintentional erasure.

The recommended erasure procedure for the 2764 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mu \text{W/cm}^2$ power rating. The 2764 should be placed within 1

inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

DEVICE OPERATION

The five modes of operation of the 2764 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} .

TABLE 1. MODE SELECTION

MODE	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{cc} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	VIL	ViH	V _{cc}	V _{cc}	D _{out}
Standby	V _{IH}	×	x	V _{cc}	V _{cc}	High Z
Program	VIL	х	V _{IL}	V _{PP}	V _{cc}	D _{IN}
Program Verify	VIL	VIL	V _{iH}	V _{PP}	V _{cc}	D _{out}
Program Inhibit	VIH	х	х	V _{PP}	V _{cc}	High Z

x can be either $V_{\scriptscriptstyle IL}$ or $V_{\scriptscriptstyle IH}$



READ MODE

The 2764 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable $\overline{(CE)}$ is the power control and should be used for device selection. Output Enable $\overline{(OE)}$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs after a delay of t_{OE} from the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The 2764 has a standby mode which reduces the active power current from 100mA to 40mA. The 2764 is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, \overline{CE} (pin 20) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Consideration

The power switching characteristics of HMOS-E EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer — the standby current level, the active current level, and the transient current peaks that are produced on the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note, AP-72, and/or by properly selected decoupling capacitors. It is recommended that a 0.1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high

frequency capacitor of low inherent inductance. In addition, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of the PC board-traces.

Programming

Caution: Exceeding 22V on pin 1 (V_{PP}) will damage the 2764.

Initially, and after each erasure, all bits of the 2764 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2764 is in the programming mode when V_{PP} input is at 21V and \overline{CE} and \overline{PGM} are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming, \overline{CE} should be kept TTL low at all times while V_{PP} is kept at 21V. When the address and data are stable, a 50 msec, active low, TTL program pulse is applied to \overline{PGM} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

Programming of multiple 2764s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2764s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled 2764s.

Program Inhibit

Programming of multiple 2764s in parallel with different data is also easily accomplished. A high level \overline{CE} or \overline{PGM} input inhibits the other 2764s from being programmed. Except for \overline{CE} (or \overline{PGM}), all like inputs (including \overline{OE}) of the parallel 2764s may be common. A TTL low level pulse applied to a 2764 \overline{CE} and \overline{PGM} input with V_{PP} at 21V will program that 2764.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{CE} and \overline{OE} at V_{IL} . However, \overline{PGM} is at V_{IH} .



8041A/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER


- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 × 8 ROM/EPROM, 64 × 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- Fully Compatible with MCS-48[™], MCS-80[™], MCS-85[™], and MCS-86[™] Microprocessor Families
- Interchangeable ROM and EPROM Versions
- 3.6 MHz 8741A-8 Available
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48TM, MCS-80TM, MCS-85TM, MCS-86TM, and other 8-bit systems.

The UPI-41ATM has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs. The 8641A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041A order. The substitution of 8641A's for 8041A's allows for very fast turnaround for initial code verification and evaluation results.


The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.



UPI-41A™ FEATURES AND ENHANCEMENTS

 Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



2. 8 Bits of Status

ST7	ST ₆	ST ₅	ST ₄	F ₁	F ₀	1BF	OBF
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	Dt	Do

ST₄-ST₇ are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.




 RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.




 P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P_{24} becomes the OBF (Output Buffer Full) pin. A "1" written to P_{24} enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P_{24} disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed, P_{25} becomes the $\overline{\mbox{IBF}}$ (Input Buffer Full) pin. A "1" written to P_{25} enables the $\overline{\mbox{IBF}}$ pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P_{25} disables the $\overline{\mbox{IBF}}$ pin (the pin remains low). |This pin can be used to indicate that the UPI-41A is ready for data.




DATA BUS BUFFER INTERRUPT CAPABILITY




 P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P_{26} becomes the DRQ (DMA ReQuest) pin. A "1" written to P_{26} causes a DMA request (DRQ is activated). DRQ is deactivated by DACK·RD, DACK·WR, or execution of the "EN DMA" instruction.

 $\overline{\text{DACK}}$ (DMA" has been executed, P27 becomes the $\overline{\text{DACK}}$ (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY



PIN DI	ESCRIPTION	UPI™ INSTI	RUCTION SET		
		Mnemonic	Description	Bytes	Cycles
		ACCUMULATOR			
Signal	Description	ADD A,Rr	Add register to A	1	1
		ADD A.@Rr	Add data memory to A	1	
$D_0 - D_7$	Three-state, bidirectional DATA BUS BUFFER lines	ADD A.#data	Add immediate to A	2	
(BUS)	used to interface the UPI-41A to an 8-bit master	ADDC A,Rr	Add register to A with carry	1	
	system data bus.	ADDC A.@Rr	Add data memory to A with carr		
P ₁₀ -P ₁₇	8-bit, PORT 1 quasi-bidirectional I/O lines.	ADDC A,#data	Add immed, to A with carry	2	
10 17	o bit, i otti i quadi bian ottoriai iro imiosi	ANL A,Rr	AND register to A	1	
$P_{20} - P_{27}$	8-bit, PORT 2 quasi-bidirectional I/O lines. The lower	ANL A,@Rr	AND data memory to A	1	
	4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O ex-	ANL A,#data	AND immediate to A	2	
	pander device and contain address and data infor-	ORL A.Rr	OR register to A	1	
	mation during PORT 4-7 access. The upper 4 bits	ORL A,@Rr	OR data memory to A	1	
	(P ₂₄ -P ₂₇) can be programmed to provide Interrupt	ORL A.#data	OR immediate to A	2	
	Request and DMA Handshake capability. Software	XRL A.Rr	Exclusive OR register to A	1	
	control can configure P24 as OBF (Output Buffer	XRL A,@Rr	Exclusive OR data memory to A		
	Full), P25 as IBF (Input Buffer Full), P26 as DRQ	XRL A,#data	Exclusive OR immediate to A	2	2
	(DMA Request), and P ₂₇ as DACK (DMA	INC A	Increment A	1	1
	ACKnowledge).	DEC A	Decrement A	1	1
WŘ	I/O write input which enables the master CPU to	CLR A	Clear A	1	1
	write data and command words to the UPI-41A IN-	CPL A	Complement A	1	1
	PUT DATA BUS BUFFER.	DA A	Decimal Adjust A	1	1
_	7 0 7 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	SWAP A	Swap nibbles of A	1	1
RD	I/O read input which enables the master CPU to	RL A	Rotate A left	1	1
	read data and status words from the OUTPUT DATA	RLC A	Rotate A left through carry	1	1
	BUS BUFFER or status register.	RR A	Rotate A right	1	1
CS	Chip select input used to select one UPI-41A out of	RRC A	Rotate A right through carry	1	1
CS	several connected to a common data bus.		_		
A	Address input used by the meeter processor to in	INPUT/OUTPU	T		
A ₀	Address input used by the master processor to in-	IN A.Pp	Input port to A	1	2
	dicate whether byte transfer is data or command.	OUTL Pp.A	Output A to port	1	
TEST 0,	Input pins which can be directly tested using condi-	ANL Pp.#data	AND immediate to port	2	
TEST 1	tional branch instructions.	ORL Pp.#data	OR immediate to port	2	
		IN A.DBB	Input DBB to A. clear IBF	1	1
	T ₁ also functions as the event timer input (under	OUT DBB.A	Output A to DBB, set OBF	1	
	software control). To is used during PROM program-	MOV STS,A	A ₄ -A ₇ to Bits 4-7 of Status	1	1
	ming and verification in the 8741A.	MOVD A.Pp	Input Expander port to A	1	
XTAL1,	Inputs for a crystal, LC or an external timing signal	MOVD Pp.A	Output A to Expander port	1	_
XTAL2	to determine the internal oscillator frequency.	ANLD Pp.A	AND A to Expander port	1	
		ORLD Pp.A	OR A to Expander port	1	
SYNC	Output signal which occurs once per UPI-41A in-	011ED 1 p.71	on A to Expander port		-
	struction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize	DATA MOVES			
	single step operation.				
		MOV A.Rr	Move register to A	1	1
EA	External access input which allows emulation,	MOV A.@Rr	Move data memory to A	1	
	testing and PROM/ROM verification.	MOV A,#data	Move immediate to A	2	
PROG	Multifunction pin used as the program pulse input	MOV Rr.A	Move A to register	1	
11100	during PROM programming.	MOV @Rr.A	Move A to data memory	1	
	during triom programming.	MOV Rr.#data	Move immediate to register	2	2
	During I/O expander access the PROG pin acts as	_	Move immediate to data memo	,	
	an address/data strobe to the 8243.	MOV A.PSW	Move PSW to A	1	1
RESET	Input used to reset status flip-flops and to set the	MOV PSW.A	Move A to PSW	1	
	program counter to zero.	XCH A.Rr	Exchange A and register	1	
	<u> </u>	XCH A.@Rr	Exchange A and data memory	1	
	RESET is also used during PROM programming and	XCHD A,@Rr	Exchange digit of A and registe		
	verification.	MOVP A.@A	Move to A from current page	1	-
SS	Single step input used in the 8741A in conjunction	MOVP3, A.@A	Move to A from page 3	1	2
	with the SYNC output to step the program through each instruction.	TIMER/COUNTI	ER		
Vac	+ 5V main power supply pin.	MOV A.T	Read Timer/Counter	1	1
V _{CC}	Tor main power supply pin.	MOV T,A	Load Timer/Counter	1	1
V_{DD}	+5V during normal operation. +25V during pro-	STRT T	Start Timer	1	1
	gramming operation. Low power standby pin in	STRT CNT	Start Counter	1	1
	ROM version.	STOP TONT	Stop Timer/Counter	1	1
V _{SS}	Circuit ground potential.	EN TONTI DIS TONTI	Enable Timer/Counter Interrupt Disable Timer/Counter Interrupt		1

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
CONTROL				CPL F0	Complement Flag 0	1	1
EN DMA	Enable DMA Handshake Lines	1	1	CLR F1	Clear F1 Flag	1	1
EN I	Enable IBF Interrupt	1	1	CPL F1	Complement F1 Flag	1	1
DIS 1	Disable IBF Interrupt	1	1				
EN FLAGS	Enable Master Interrupts	1	1				
SEL RB0	Select register bank 0	1	1	BRANCH			
SEL RB1	Select register bank 1	1	1	JMP addr	Jump unconditional	2	2
NOP	No Operation	1	1	JMPP @ A	Jump indirect	1	2
				DJNZ Rr. addr	Decrement register and jump	2	2
REGISTERS				JC addr	Jump on Carry = 1	2	2
INC Rr	Increment register	1	1	JNC addr	Jump on Carry = 0	2	2
INC @Rr	Increment data memory	1	1	JZ addr	Jump on A Zero	2	2
DEC Rr	Decrement register	1	1	JNZ addr	Jump on A not Zero	2	2
				JT0 addr	Jump on T0 = 1	2	2
SUBROUTINE				JNT0 addr	Jump on T0 = 0	2	2
CALL addr	Jump to subroutine	2	2	JT1 addr	Jump on $T1 = 1$	2	2
RET	Return	1	2	JNT1 addr	Jump on $T1 = 0$	2	2
RETR	Return and restore status	1	2	JF0 addr	Jump on F0 Flag = 1	2	2
				JF1 addr	Jump on F1 Flag = 1	2	2
FLAGS				JTF addr	Jump on Timer Flag = 1, Clear Flag	2	2
CLR C	Clear Carry	1	1	JNIBF addr	Jump on IBF Flag = 0	2	2
CPL C	Complement Carry	1	1	JOBF addr	Jump on OBF Flag = 1	2	2
CLR F0	Clear Flag 0	1	1	JBb addr	Jump on Accumulator Bit	2	2

APPLICATIONS




Figure 1. 8085A-8041A Interface

Figure 2. 8048-8041A Interface




Figure 3. 8041A-8243 Keyboad Scanner




Figure 4. 8041A Matrix Printer Interface

ABSOLUTE MAXIMUM RATINGS*

 *COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{SS} = 0$ V, 8041A: $V_{CC} = V_{DD} = +5$ V \pm 10%, 8741A: $V_{CC} = V_{DD} = +5$ V \pm 5%

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET)	- 0.5	0.8	٧	
V _{IL1}	Input Low Voltage (XTAL1, XTAL2, RESET)	- 0.5	0.6	V	
VIH	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.2	V _{CC}		
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V _{CC}	V	
V _{OL}	Output Low Voltage (D ₀ -D ₇)		0.45	V	I _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage (P ₁₀ P ₁₇ , P ₂₀ P ₂₇ , Sync)		0.45	V	I _{OL} = 1.6 mA
V _{OL2}	Output Low Voltage (Prog)		0.45	V	I _{OL} = 1.0 mA
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4		V	$I_{OH} = -400 \mu A$
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50 \mu\text{A}$
I _{IL}	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)		± 10	μА	$V_{SS} \leq V_{IN} \leq V_{CC}$
loz	Output Leakage Current (D ₀ -D ₇ , High Z State)		± 10	μА	$V_{SS} + 0.45 \le V_{IN} \le V_{CO}$
lu	Low Input Load Current (P ₁₀ P ₁₇ , P ₂₀ P ₂₇)		0.5	mA	$V_{1L} = 0.8V$
I _{LI1}	Low Input Load Current (RESET, SS)		0.2	mA	$V_{1L} = 0.8V$
IDD	V _{DD} Supply Current		15	mA	Typical = 5 mA
I _{CC} +I _{DD}	Total Supply Current		125	mA	Typical ≈ 60 mA

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{SS} = 0$ V, 8041A: $V_{CC} = V_{DD} = +5$ V \pm 10%, 8741A: $V_{CC} = V_{DD} = +5$ V \pm 5% **DBB READ**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AR}	CS, A ₀ Setup to RDI	0		ns	
t _{RA}	CS, A ₀ Hold After RD1	0		ns	
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	CS, A ₀ to Data Out Delay		225	ns	C _L = 150 pF
t _{RD}	RDI to Data Out Delay		225	ns	C _L = 150 pF
t _{DF}	RDI to Data Float Delay		100	ns	
t _{CY}	Cycle Time (Except 8741A-8)	2.5	15	μS	6.0 MHz XTAL
t _{CY}	Cycle Time (8741A-8)	4.17	15	μS	3.6 MHz XTAL

DBB WRITE


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	CS, A ₀ Setup to WRI	0		ns	
t _{WA}	CS, A ₀ Hold After WR1	0		ns	
tww	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR1	150		ns	
t _{WD}	Data Hold After WR1	0		ns	

INPUT AND OUTPUT WAVEFORMS FOR A.C. TESTS




WAVEFORMS


1. READ OPERATION—DATA BUS BUFFER REGISTER.



2. WRITE OPERATION—DATA BUS BUFFER REGISTER.



TYPICAL 8041/8741A CURRENT




A.C. CHARACTERISTICS—PORT 2

 $T_A = 0$ °C to 70 °C, 8041A: $V_{CC} = +5V \pm 10\%$, 8741A: $V_{CC} = +5V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tcp	Port Control Setup Before Falling Edge of PROG	110		ns	
tpc	Port Control Hold After Falling Edge of PROG	100		ns	
ter	PROG to Time P2 Input Must Be Valid		810	ns	
tpf	Input Data Hold Time	0	150	ns	
top	Output Data Setup Time	250		ns	
tpp	Output Data Hold Time	65		ns	
tpp	PROG Pulse Width	1200		ns	


PORT 2 TIMING



A.C. CHARACTERISTICS-DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{ACC}	DACK to WR or RD	0		ns	
t _{CAC}	RD or WR to DACK	0		ns	
t _{ACD}	DACK to Data Valid		225	ns	C _L = 150 pF
t _{CRQ}	RD or WR to DRQ Cleared		200	ns	

WAVEFORMS-DMA




CRYSTAL OSCILLATOR MODE

(INCLUDES XTAL. TO SOCKET, STRAY) 15 pF 15 - 25 pF (INCLUDES SOCKET, STRAY)


CRYSTAL SERIES RESISTANCE SHOULD BE <750 AT 6 MHz; <1800 AT 3.6 MHz.

DRIVING FROM EXTERNAL SOURCE



BOTH XTAL1 AND XTAL2 SHOULD BE DRIVEN. RESISTORS TO V_{CC} are needed to ensure $V_{IH}\simeq 3.8V$ if ttl circuitry is used.

LC OSCILLATOR MODE



EACH C SHOULD BE APPROXIMATELY 20 pF. INCLUDING STRAY CAPACITANCE.

PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- A₀ = 0V, CS = 5V, EA = 5V, RESET = 0V, TEST0 = 5V, V_{DD} = 5V, clock applied or internal oscillator operating, BUS and PROG floating.
- 2. Insert 8741A in programming socket
- 3. TEST 0 = 0v (select program mode)
- 4. EA = 23 V (activate program mode)
- 5. Address applied to BUS and P20-1
- 6. RESET = 5v (latch address)
- 7. Data applied to BUS
- 8. V_{DD} = 25v (programming power)
- 9. PROG = 0v followed by one 50ms pulse to 23V
- 10. V_{DD} = 5v
- 11. TEST 0 = 5v (verify mode)
- 12. Read and verify data on BUS
- 13. TEST 0 = 0v
- 14. RESET = 0v and repeat from step 5
- Programmer should be at conditions of step 1 when 8741A is removed from socket,

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which

should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 $\mu\text{W/cm}^2$ power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

A.C. TIMING SPEC!FICATION FOR PROGRAMMING

 $T_A = 25$ °C ± 5 °C, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tcy			
twa	Address Hold Time After RESET 1	41CY		-	
tow	Data in Setup Time to PROG 1	4tCy			
two	Data in Hold Time After PROG I	4tcy			
tрн	RESET Hold Time to Verify	4icy			
tvddw	V _{DD} Setup Time to PROG 1	4tcy			
tvoon	V _{DD} Hold Time After PROG 1	0			
tpw	Program Pulse Width	50	60	mS	
trw	Test 0 Setup Time for Program Mode	41CY			
twr	Test 0 Hold Time After Program Mode	4tcy			
tpo	Test 0 to Data Out Delay		4tcy		
tww	RESET Pulse Width to Latch Address	4icy			
tr. tr	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
tcy	CPU Operation Cycle Time	5.0		μS	
tre	RESET Setup Time Before EA 1.	4icy			†

Note: If TEST 0 is high, $t_{\mbox{DO}}$ can be triggered by $\overline{\mbox{RESET}}$ 1.


D.C. SPECIFICATION FOR PROGRAMMING

 $T_A = 25$ °C ± 5 °C, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VDOH	V _{DD} Program Voltage High Level	24.0	26.0	٧	
VDDL	V _{DD} Voltage Low Level	4.75	5.25	٧	
Vpн	PROG Program Voltage High Level	21.5	24.5	V	
VPL	PROG Voltage Low Level		0.2	٧	
VEAH	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level		5,25	V	
100	V _{DD} High Voltage Supply Current		30.0	mA	
IPROG	PROG High Voltage Supply Current		16.0	mA	
IEA	EA High Voltage Supply Current		1.0	mA	

WAVEFORMS FOR PROGRAMMING

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



VERIFY MODE (ROM/EPROM)



NOTES:

- 1. PROG MUST FLOAT IF EA IS LOW (i.e., ≠23V), OR IF T0 = 5V FOR THE 8741A. FOR THE 8041A PROG MUST ALWAYS FLOAT.

 2. XTAL1 AND XTAL 2 DRIVEN BY 3.6 MHz CLOCK WILL GIVE 4.17 µsec t_{CY}. THIS IS ACCEPTABLE FOR 6741A-8 PARTS AS WELL AS STANDARD PARTS.
- 3. AO MUST BE HELD LOW (I.e., ≈ 0V) DURING PROGRAM/VERIFY MODES.

The 8741A EPROM can be programmed by either of two Intel products:

- 1. PROMPT-48 Microcomputer Design Aid, or
- 2. Universal PROM Programmer (UPP series) peripheral of the Intellec® Development System with a UPP-848 Personality Card.

Video Logic Board

HD6845S, HD68A45S, HD68B45S


CRTC (CRT Controller)


The CRTC is a LSI controller which is designed to provide an interface for microcomputers to raster scan type CRT displays. The CRTC belongs to the HMCS6800 LSI Family and has full compatibility with MPU in both data lines and control lines. Its primary function is to generate timing signal which is necessary for raster scan type CRT display according to the specification programmed by MPU. The CRTC is also designed as a programmable controller, so applicable to wide-range CRT display from small low-functioning character display up to raster type full graphic display as well as large high-functioning limited graphic display.

FEATURES


- Number of Displayed Characters on the Screen, Vertical Dot Format of One Character, Horizontal and Vertical Sync Signal, Display Timing Signal are Programmable
- 3.7 MHz High Speed Display Operation
- Line Buffer-less Refreshing
- 14-bit Refresh Memory Address Output (16k Words max. Access)
- Programmable Interlace/Non-interlace Scan Mode
- Built-in Cursor Control Function
- Programmable Cursor Height and its Blink
- Built-in Light Pen Detection Function
- Paging and Scrolling Capability
- TTL Compatible
- Single +5V Power Supply
- Upward compatible with MC6845

SYSTEM BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ORDERING INFORMATION

CRTC	Bus Timing	CRT Display Timing
HD6845SP	1.0 MHz	
HD68A45SP	1.5 MHz	3.7 MHz max.
HD68B45SP	2.0 MHz	

----- HD6845S, HD68A45S, HD68B45S --

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	- 20 ~ + 75	°c
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5	5.25	V
A Weles	V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	2.0	-	V _{cc}	V
Operating Temperature	Topr	- 20	25	75	°c

With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 $^{\sim}$ +75 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test C	min	typ	max	Unit	
Input "High" Voltage	VIH		2.0	_	Vcc	V	
Input "Low" Voltage	V _{IL}			-0.3		0.8	V
Input Leakage Current	lin	$V_{in} = 0 \sim 5.25$	-2.5		2.5	μΑ	
Three-State Input Current (off-state)	I _{TSI}	$V_{in} = 0.4 \sim 2.4V$ $V_{CC} = 5.25V (D_0 \sim D_7)$		- 10	_	10	μΑ
Output "High" Voltage	Voh		$I_{LOAD} = -205 \mu\text{A} (D_0 \sim D_7)$		_		V
	ТОН	$I_{LOAD} = -100 \mu\text{A}$ (Other Outputs)		2.4			· ·
Output "Low" Voltage	VoL	I _{LOAD} = 1.6 m	A			0.4	V
lanua Canadiana		V _{in} = 0	$D_0 \sim D_7$	_	_	12.5	pF
Input Capacitance	Cin	Ta = 25°C f = 1.0 MHz	Other Inputs	-	_	10.0	pF
Output Capacitance	Cout	V _{in} = 0V, Ta = 25°C, f = 1.0 MHz		_	_	10.0	pF
Power Dissipation	PD			-	600	1000	mW

HD6845S.	HD68A45S,	HD68B459

• AC CHARACTERISTICS (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. TIMING OF CRTC SIGNAL

Item	Symbol	Test Condition	min	typ	max	Unit
Clock Cycle Time	t _{cycc}		270	-	_	ns
Clock "High" Pulse Width	PW _{CH}		130	_	-	ns
Clock "Low" Pulse Width	PW _{CL}		130	-		ns
Rise and Fall Time for Clock Input	t _{Cr} , t _{Cf}	7	_	_	20	ns
Memory Address Delay Time	t _{MAD}	Fig. 1	_	-	160	ns
Raster Address Delay Time	t _{RAD}		-	-	160	ns
DISPTMG Delay Time	t _{DTD}		_	_	250	ns
CUDISP Delay Time	tcpp		_	_	250	ns
Horizontal Sync Delay Time	t _{HSD}		_	_	200	ns
Vertical Sync Delay Time	t _{VSD}		-	-	250	ns
Light Pen Strobe Pulse Width	PW _{LPH}	1	60	<u> </u>	_	ns
Light Pen Strobe	t _{LPD1}	Fig. 2	_	T -	70	ns
Uncertain Time of Acceptance	t _{LPD2}	Fig. 2	_	_	0	ns

2. MPU READ TIMING

ltem	Sumbal	Test	Test HD6845SP		HD68A45SP			HD68B45SP			l lain	
	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	t _{tyce}		1.0	_	_	0.666	-	_	0.5	_	_	μs
Enable "High" Pulse Width	PWEH	1	0.45	_	-	0.280	_	_	0.22	_	-	μs
Enable "Low" Pulse Width	PWEL	}	0.40	_	_	0.280	_	_	0.21	_	_	μs
Enable Rise and Fall Time	ter, tef	1	_	-	25	_	-	25	_	_	25	ns
Address Set Up Time	t _{AS}	Fig. 3	140		_	140	_	_	70	_	-	ns
Data Delay Time	toda	1	_	-	320	_	_	220	_	-	180	ns
Data Hold Time	t _H	1	10	_	_	10	_	_	10	_	_	ns
Address Hold Time	t _{AH}]	10	_	_	10	_	_	10	_	_	ns
Data Access Time	tACC		_	-	460	_	_	360	_	_	250	ns

3. MPU WRITE TIMING

Item	Symbol	Test Condition	HD6845SP			HD68A45SP			HD68B45SP			
			min	typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	tcycE	Fig. 4	1.0	_	_	0.666	_	_	0.5	-	-	μs
Enable "High" Pulse Width	PWEH		0.45	_	_	0.280		_	0.22	_	_	μs
Enable "Low" Pulse Width	PWEL		0.40		_	0.280	_	_	0.21	_		μs
Enable Rise and Fall Time	ter, ter		_		25	_	_	25		_	25	ns
Address Set Up Time	t _{AS}		140	_	_	140	_		70	_	_	ns
Data Set Up Time	t _{DSW}		195	_		80	_	_	60		_	ns
Data Hold Time	t _H		10	_	_	10		_	10			ns
Address Hold Time	t _{AH}		10	_	_	10	_	_	10	_	_	ns




Figure 1 Time Chart of the CRTC




Figure 2 LPSTB Input Timing & Refresh Memory Address that is set into the light pen register.




Figure 3 Read Sequence




Figure 4 Write Sequence

SYSTEM DESCRIPTION

The CRTC is a LSI which is connected with MPU and CRT display device to control CRT display. The CRTC consists of internal register group, horizontal and vertical timing circuits, linear address generator, cursor control circuit, and light pen detection circuit. Horizontal and vertical timing circuit generate RA₀~RA₄, DISPTMG, HSYNC, and VSYNC. RA₀~RA₄ are raster address signals and used as input signals for Character Generator. DISPTMG, HSYNC, and VSYNC signals are received by video control circuit. This horizontal and vertical timing circuit consists of internal counter and comparator circuit.

Linear address generator generates refresh memory address $MA_0 \sim MA_{13}$ to be used for refreshing the screen. By these address signals, refresh memory is accessed periodically. As 14 refresh memory address signals are prepared, 16k words max are accessible. Moreover, the use of start address register enables paging and scrolling. Light pen detection circuit detects light pen position on the screen. When light pen strobe signal is received, light pen register memorizes linear address generated by linear address generator in order to memorize where light pen is on the screen. Cursor control circuit controls the position of cursor, its height, and its blink.

Figure 5 Internal Block Diagram of the CRTC

MA, MA,

FUNCTION OF SIGNAL LINE

The CRTC provides 13 interface signals to MPU and 25 interface signals to CRT display.

Interface Signals to MPU

Bi-directional Data Bus (Do~D7)

Bi-directional data bus($D_0 \sim D_7$) are used for data transfer between the CRTC and MPU. The data bus outputs are 3-state buffers and remain in the high-impedance state except when MPU performs a CRTC read operation.

Read/Write (R/W)

R/W signal controls the direction of data transfer between the CRTC and MPU. When R/W is at "High" level, data of CRTC is transfered to MPU. When R/W is at "Low" level, data of MPU is transfered to CRTC.

Chip Select (CS)

Chip Select signal (\overline{CS}) is used to address the CRTC. When \overline{CS} is at "Low" level, it enables R/W operation to CRTC internal registers. Normally this signal is derived from decoded address signal of MPU under the condition that VMA signal of MPU is at "High" level.

Register Select (RS)

Register Select signal (RS) is used to select the address register and 18 control registers of the CRTC. When RS is at "Low" level, the address register is selected and when RS is at "High" level, control registers are selected. This signal is normally a derivative of the lowest bit (A0) of MPU address bus.

Enable(E)

Enable signal (E) is used as strobe signal in MPU R/W operation with the CRTC internal registers. This signal is normally a derivative of the HMCS6800 System ϕ_2 clock.

Reset (RES

Reset signal (RES) is an input signal used to reset the CRTC.
When RES is at "Low" level, it forces the CRTC into the following status.

- All the counters in the CRTC are cleared and the device stops the display operation.
- 2) All the outputs go down to "Low" level.
- Control registers in the CRTC are not affected and remain unchanged.

This signal is different from other HMCS6800 family LSIs in the following functions and has restrictions for usage.

- RES signal has capability of reset function only when LPSTB is at "Low" level.
- The CRTC starts the display operation immediately after RES signal goes "High".

Interface Signals to CRT Display Device Character Clock (CLK)

CLK is a standard clock input signal which defines character timing for the CRTC display operation. This signal is normally derived from the external high-speed dot timing logic.

Horizontal Sync (HSYNC)

HSYNC is an active "High" level signal which provides horizontal synchronization for display device.

Vertical Sync (VSYNC)

VSYNC is an active "High" level signal which provides vertical synchronization for display device.

Display Timing (DISPTMG)

DISPTMG is an active "High" level signal which defines the display period in horizontal and vertical raster scanning. It is necessary to enable video signal only when DISPTMG is at "High" level.

Refresh Memory Address (MA₀~MA₁₃)

 $\rm MA_0{\sim}MA_{13}$ are refresh memory address signals which are used to access to refresh memory in order to refresh the CRT screen periodically. These outputs enables 16k words max. refresh memory access. So, for instance, these are applicable up to 2000 characters/screen and 8-page system.

Raster Address (RA₀~RA₄)

 $RA_0\!\sim\!RA_4$ are raster address signals which are used to select the raster of the character generator or graphic pattern generator etc.

Cursor Display (CUDISP)

CUDISP is an active "High" level video signal which is used to display the cursor on the CRT screen. This output is inhibited while DISPTMG is at "Low" level. Normally this output is mixed with video signal and provided to the CRT display device.

Light Pen Strobe (LPSTB)

LPSTB is an active "High" level input signal which accepts strobe pulse detected by the light pen and control circuit. When this signal is activated, the refresh memory address ($MA_0 \sim MA_{13}$) which are shown in Fig. 2 are stored in the 14-bit light pen register. The stored refresh memory address need to be corrected in software, taking the delay time of the display device, light pen, and light pen control circuits into account.

HD6845S.	HD68A45S.	HD68B45S
----------	-----------	----------

■ REGISTER DESCRIPTION

Table 1 Internal Registers Assignment

cs	RS			dd egi				Register	Register Name	Program Unit	READ	WRITE				Data B	it			
		4	3	2		1	0	#					7	6	5	4	3	2	1	0
1	×	×	×	×	:	×	×			_	_	-								
0	o	×	×	×		×	×	AR	Address Register	_	×	0								
0	1	0	0	0		0	0	RO	Horizontal Total *	Character	×	0								
0	1	0	0	0		0	1	R1	Horizontal Displayed	Character	×	0								
0	1	0	0	0		1	0	R2	Horizontal Sync* Position	Character	×	0								
0	1	0	0	0		1	1	R3	Sync Width	Vertical-Raster, Horizontal- Character	×	0	wv3	wv2	wv1	wv0	wh3	wh2	wh1	wh0
0	1	0	0	1		0	0	R4	Vertical Total *	Line	×	0								
0	1	0	0	1		0	1	R5	Vertical Total Adjust	Raster	×	0								
0	1	0	0	1		1	0	R6	Vertical Displayed	Line	×	0								
0	1	0	0	1		1	1	R7	Vertical Sync * Position	Line	×	0								
0	1	0	1	0	,	0	0	R8	Interlace & Skew	_	×	0	C1	со	D1	D0			٧	s
0	1	0	1	0		0	1	R9	Maximum Raster Address	Raster	×	0								
0	1	0	1	0		1	a	R10	Cursor Start Raster	Raster	×	0		В	Р					
0	1	0	1	0		1	1	R11	Cursor End Raster	Raster	×	0								
0	1	0	1	1	(0	٥	R12	Start Address(H)	_	0	0								
0	1	0	1	1	(0	1	R13	Start Address(L)	-	0	0								
0	1	0	1	1		1	0	R14	Cursor(H)	-	0	0								
0	1	0	1	1	_	1	1	R15	Cursor (L)	-	0	0	Thursday, and							
0	1	1	0	0	(0	0	R16	Light Pen(H)	_	0	×								
0	1	1	0	0	(0	1	R17	Light Pen(L)	-	0	×								

[[]NOTE] 1. The Registers marked *: (Written Value) = (Specified Value) - 1
2. Written Value of R9 is mentioned below.
1) Non-interlace Mode | (Written Value Nr) = (Specified Value) - 1
2) Interlace Sync Mode) | (Written Value Nr) = (Specified Value) - 2
3. C0 and C1 specify skew of CUDISP output signal.
D0 and D1 specify skew of DISPTMG output signal.
When S is "1", V specifies video mode. S specifies the Interlace Sync Mode.
4. B specifies the cursor blink, P specifies the cursor blink period.
5. w0~wn3 specify the pulse width of Vertical Sync Signal.
wh0~wh3 specify the pulse width of Horizontal Sync Signal.
6. R0 is ordinally programmed to be odd number in interlace mode.
7. O; Yes, x; No

Address Register (AR)

This is a 5-bit register used to select 18 internal control registers (R0~R17). Its contents are the address of one of 18 internal control registers. Programming the data from 18 to 31 produces no results. Access to R0~R17 requires, first of all, to write the address of corresponding control register into this register. When RS and CS are at "Low" level, this register is selected.

Horizontal Total Register (R0)

This is a register used to program total number of horizontal characters per line including the retrace period. The data is 8-bit and its value should be programmed according to the specification of the CRT. When M is total number of characters, (M-1) shall be programmed to this register. When programming for interlace mode, M must be even.

Horizontal Displayed Register (R1)

This is a register used to program the number of horizontal displayed characters per line. Data is 8-bit and any number that is smaller than that of horizontal total characters can be programmed.

Horizontal Sync Position Register (R2)

This is a register used to program horizontal sync position as multiples of the character clock period. Data is 8-bit and any number that is lower than the horizontal total number can be programmed. When H is character number of horizontal Sync Position, (H-1) shall be programmed to this register. When programmed value of this register is increased, the display position on the CRT screen is shifted to the left. When programmed value is decreased, the position is shifted to the right. Therefore, the optimum horizontal position can be determined by this value.

• Sync Width Register (R3)

This is a register used to program the horizontal sync pulse width and the vertical sync pulse width. The horizontal sync pulse width is programmed in the lower 4-bit as multiples of the character clock period. "O" cannot be programmed. The vertical sync pulse width is programmed in higher 4-bit as multiples of the raster period. When "O" is programmed in higher 4-bit, 16 raster period (16H) is specified.

• Vertical Total Register (R4)

This is a register used to program total number of lines per frame including vertical retrace period. The data is within 7-bit and its value should be programmed according to the specification of the CRTC. When N is total number of lines, (N-1) shall be programmed to this register.

• Vertical Total Adjust Register (R5)

This is a register used to program the optimum number to adjust total number of rasters per field. This register enables to decide the number of vertical deflection frequency more strictly.

Vertical Displayed Register (R6)

This is a register used to program the number of displayed character rows on the CRT screen. Data is 7-bit and any number that is smaller than that of vertical total characters can be programmed.

Table 2 Pulse Width of Vertical Sync Signal

	VS	SW		Bullet Wideh
27	2 ⁶	25	24	Pulse Width
0	0	0	0	16H
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

H; Raster period

Table 3 Pulse Width of Horizontal Sync Signal

	н	sw		0 1 147 111
2 ³	2 ²	2 ¹	2 ⁰	Pulse Width
0	0	0	0	- (Note)
0	0	0	1	1 CH
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

CH; Character clock period (Note) HSW = "0" cannot be used.

Vertical Sync Position Register (R7)

This is a register used to program the vertical sync position on the screen as multiples of the horizontal character line period. Data is 7-bit and any number that is equal to or less than vertical total characters can be programmed. When V is character number of vertical sync position, (V-1) shall be programmed to this register. When programmed value of this register is increased, the display position is shifted up. When programmed value is decreased, the position is shifted down. Therefore, the optimum vertical position may be determined by this value.

Interlace and Skew Register (R8)

This is a register used to program raster scan mode and skew (delay) of CUDISP signal and DISPTMG signal.

Interlace Mode Program Bit (V, S)

Raster scan mode is programmed in the V, S bit.

Table 4 Interlace Mode (21, 20)

_	V	S	Raster Scan Mode
_	0	0	1
	1 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Non-interlace Mode
	0	1	Interlace Sync Mode
	1	1	Interlace Sync & Video Mode

In the non-interlace mode, the rasters of even number field and odd number field are scanned duplicatedly. In the interlace sync mode, the rasters of odd number field are scanned in the middle of even number field. Then it is controlled to display the same character pattern in two fields. In the interlace sync and video mode, the raster scan method is the same as the interlace sync mode, but it is controlled to display different character pattern in two field.

Skew Program Bit (C1, C0, D1, D0)

These are used to program the skew (delay) of CUDISP signal and DISPTMG signal.

Skew of these two kinds of signals are programmed separately.

Table 5 DISPTMG Skew Bit (27, 26)

	D1	D0	DISPTMG Signal
Ī	0	0	Non-skew
	0	1	One-character skew
	1	0	Two-character skew
	1	1	Non-output

Table 6 Cursor Skew Bit (25, 24)

C1	C0	Non-skew
0	0	Non-skew
0	1	One-character skew
1	0	Two-character skew
1	1	Non-output

Skew function is used to delay the output timing of CUDISP and DISPTMG signals in LSI for the time to access refresh memory, character generator or pattern generator, and to make the same phase with serial video signal.

Maximum Raster Address Register (R9)

This is a register used to program maximum raster address within 5-bit. This register defines total number of rasters per character including space. This register is programmed as follows.

Non-interlace Mode, Interlace Sync Mode

When total number of rasters is RN, (RN-1) shall be programmed.

Interlace Sync & Video Mode

When total number of rasters is RN, (RN-2) shall be programmed.

This manual defines total number of rasters in non-interlace mode, interlace sync mode and interlace sync & video mode as follows:

Non-interlace Mode Total Nu

0 ———	Total Number of Rasters 5
1	Programmed Value Nr = 4
2 ———	The same as displayed
3 ———	total number of rasters
4	

Raster Address

Interlace Sync Mode

0	Total Number of Rasters 5
· · · · · · · · 0	Programmed Value Nr = 4
1 1	In the interlace sync mode,
2	total number of rasters in
32	both the even and odd fields
3	is ten. On programming,
4 4	the half of it is defined as
Raster Address	total number of rasters.

Interlace Sync & Video Mode

0 1	Total Number of Rasters 5 Programmed Value Nr = 3
	, Total number of rasters
Raster Address	(Total number of rasters displayed in the even field and the odd field.

Cursor Start Raster Register (R10)

This is a register used to program the cursor start raster address by lower 5-bit $(2^0 \sim 2^4)$ and the cursor display mode by higher 2-bit $(2^5, 2^6)$.

Table 7 Cursor Display Mode (26, 25)

В	Р	Cursor Display Mode
0	0	Non-blink
0	1	Cursor Non-display
1	0	Blink, 16 Field Period
1	1	Blink, 32 Field Period

Blink Period

light dark

16 or 32 Field Period

Cursor End Raster Register (R11)

This is register used to program the cursor end raster address.

Start Address Register (R12, R13)

These are used to program the first address of refresh memory to read out.

Paging and scrolling is easily performed using this register. This register can be read but the higher 2-bit (26, 27) of R12 are always "0".

Cursor Register (R14, R15)

These two read/write registers stores the cursor location. The higher 2-bit (26, 27) of R14 are always "0".

• Light Pen Register (R16, R17)

These read only registers are used to catch the detection address of the light pen. The higher 2-bit (26, 27) of R16 are always "0". Its value needs to be corrected by software because there is time delay from address output of the CRTC to signal input LPSTB pin of the CRTC in the process that raster is lit after address output and light pen detects it. Moreover, delay time shown in Fig. 2 needs to be taken into account.

Restriction on Programming Internal Register

- 1) 0<Nhd<Nht + 1 ≤256
- 2) $0 < \text{Nvd} < \text{Nvt} + 1 \le 128$
- 3) $0 \le Nhsp \le Nht$
- 4) $0 \le \text{Nvsp} \le \text{Nvt}^*$ 5) $0 \le \text{NCSTART} \le \text{NCEND} \le \text{Nr (Non-interlace, Interlace sync}$
 - $0 \le N_{CSTART} \le N_{CEND} \le N_r + 1$ (Interlace sync & video mode)

- 6) $2 \le Nr \le 30$
- 7) 3 ≤ Nht (Except non-interlace mode)
 5 ≤ Nht (Non-interlace mode only)
- In the interlace mode, pulse width is changed ±1/2 raster time when vertical sync signal extends over two fields.

Notes for Use

The method of directly using the value programmed in the internal register of LSI for controlling the CRT is adopted. Consequently, the display may flicker on the screen when the contents of the registers are changed from bus side asyncronously with the display operation.

Cursor Register

Writing into this register at frequent intervals for moving the cursor should be performed during horizontal and vertical retrace period.

Start Address Register

Writing into the start address register at frequent intervals for scrolling and paging should be performed during horizontal and vertical display period.

It is desirable to avoid programming other registers during display operation.

■ OPERATION OF THE CRTC

Time Chart of CRT Interface Signals

The following example shows the display operation in which values of Table 8 are programmed to the CRTC internal registers. Fig. 6 shows the CRT screen format. Fig. 9 shows the time chart of signals output from the CRTC.




Figure 6 CRT screen Format

Table 8 Programmed Values into the Registers

Register	Register Name	Value	Register	Register Name	Value
R0	Horizontal Total	Nht	R9	Max. Raster Address	Nr
R1	Horizontal Displayed	Nhd	R10	Cursor Start Raster	
R2	Horizontal Sync Position	Nhsp	R11	Cursor End Raster	
R3	Sync Width	Nvsw, Nhsw	R12	Start Address (H)	0
R4	Vertical Total	Nvt	R13	Start Address (L)	0
R5	Vertical Total Adjust	Nadj	R14	Cursor (H)	
R6	Vertical Displayed	Nvd	R15	Cursor (L)	
R7	Vertical Sync Position	Nvsp	R16	Light Pen (H)	
R8	Interlace & Skew		R17	Light Pen (L)	

[NOTE] Nhd<Nht, Nvd<Nvt

The relation between values of Refresh Memory Address $(MA_0 \sim MA_{13})$ and Raster Address $(RA_0 \sim RA_4)$ and the display position on the screen is shown in Fig. 15. Fig. 15 shows the case where the value of Start Address is 0.

Interlace Control

Fig. 7 shows an example where the same character is displayed in the non-interlace mode, interlace sync mode, and video mode.

Non-interlace Mode Display

In non-interlace mode, each field is scanned duplicatedly. The values of raster addresses $(RA_0 \sim RA_4)$ are counted up one from 0.

Interlace Sync Mode Display

In the interlace sync mode, raster addressed in the even field and the odd field are the same as addressed in the noninterlace mode. One character pattern is displayed mutually and its displayed position in the odd field is set at 1/2 raster space down from that in the even field.




Figure 7 Example of Raster Scan Display

Interlace Sync & Video Mode Display

In interlace sync & video mode, the output raster address when the number of rasters is even is different from that when the number of rasters is odd.

Table 9 The Output of Raster Address in Interlace Sync & Video Mode

	11160110	100 0 7 110 01 1 1 1 1 1 1	***************************************
Total Numb Raster	Field er of s in a Line	Even Field	Odd Field
	Even	Even Address	Odd Address
	Even Line*	Even Address	Odd Address
Odd	Odd Line*	Odd Address	Even Address

Internal line address begins from 0.

1) Total number of rasters in a line is even:

When number of rasters is programmed to be even, even raster address is output in the even field and odd raster address is output in the odd field.

2) Total number of rasters in a line is odd;

When total number of rasters is programmed to be odd, odd and even addresses are reversed according to the odd and even lines in each field. In this case, the difference in numbers of dots displayed between even field and odd field is usually smaller the case of 1). Then interlace can be displayed more stably.

[NOTE] The wide disparity of dots between number of dots between even field and odd field influences beam current of CRT. CRT, which has a stable high-voltage part, can make interlace display normal. On the contrary, CRT, which has unstable high-voltage part, moves deflection angle of beam current and also dots displayed in the even and odd fields may be shifted. Characters appears distroting on a border of the screen. So 2) programming has an effect to decrease such evil influences as mentioned above. Fig. 12 shows fine chart in each mode when interlace is performed.

Cursor Control


Fig. 8 shows the display patterns where each value is programmed to the cursor start raster register and the cursor end raster register. Programmed values to the cursor start raster register and the cursor end raster register need to be under the following condition.


Cursor Start Raster Register ≤ Cursor End Raster Register ≤ Maximum Raster Address Register.


Time chart of CUDISP output signal is shown in Fig. 13 and


■ INTERFACE TO DISPLAY CONTROL UNIT

Fig. 16 shows the interface between the CRTC and display control unit. Display control unit is mainly composed of Refresh Memory, Character Generator, and Video Control circuit. For refresh memory, 14 Memory Address line (0~16383) max are provided and for character generator, 5 Raster Address line (0~31) max are provided. For video control circuit, DISPTMG, CUDISP, HSYNC, and VSYNC signals are sent out. DISPTMG signal is used to control the blank period of video signal. CUDISP signal is used as video signal to display the cursor on the CRT screen. Moreover, HSYNC and VSYNC signals are used as drive signals respectively for CRT horizontal and vertical deflection circuits.













Figure 8 Cursor Control

Outputs from video control circuit, (video signals and sync signals) are provided to CRT display unit to control the deflection and brightness of CRT, thus characters are displayed on the screen.

Fig. 17 shows detailed block diagram of display control unit. This shows how to use CUDISP and DISPTMG signals. CUDISP and DISPTMG signals should be used being latched at least one time at external flip-flop F1 and F2. Flip-flop F1 and F2 function to make one-character delay time so as to synchronize them with video signal from parallel-serial converter. High-speed D type flip-flop as TTL is used for this purpose. After being delayed at F1 and F2 DISPTMG signal is AND-ed with character video signal, and CUDISP signal is OR-ed with output from AND gate. By using this circuitry, blanking of horizontal and vertical retrace time is controlled. And cursor video is mixed with character video signal.

Fig. 17 shows the example in the case that both refresh memory and CG can be accessed for horizontal one character time. Time chart for this case is shown in Fig. 20. This method is used when a few character needed to be displayed in horizontal direction on the screen.



1		1	1				11	۲		
Vertical Display Period Vertical Control Period	0 1 2 3 Nr 0 1 2 3 Nr 0 1 2 3	Nvd-2 Nvd-1 Nvd		Figure 10 Switching from Vertical Display Period over to Vertical Retrace Period (Expansion of Fig. 9– ®)	Vertical Retrace Period Fine Adjustment Period of Frame Period of Frame Period of Frame Period Frame Period	0 1 2 Nr 0 1 Nr 0 1 Nadj-1 0 1 2 Nr 0 1 2	Nvt Nvt 0 1		Figure 11 Fine Adjustment Period of Frame in Vertical Display (Expansion of Fig. 9– $($ 8 $)$	
	RA,~RA,	ine Number	DISPTMG			RA _o ~RA	ine Number	DISPTMG		_




Figure 12 Interlace Control




Figure 14 CUDISP Output Timing (Exapnsion of Fig. 13- $\ensuremath{\mathbb{C}}$)

																						Valid refresh memory address (0~Nvd•Nhd-1)	are shown within the thick-line square.	Refresh memory address are provided even	during horizontal and Vertical retrace period.	This is an example in the case where the	programmed value of start address register is 0.			
•		NNI		Z	Nhd+Nht		Nhd+Nht	2Nhd+Nht	-	2Nhd+Nht		-		_,		INNO 1) - NNG	-	INN.	Ned Nhd+Nht	•	Nhd - Nhd+Nhi				Nvi - Nhd+Nhi		Ner - Nad *Nat	PHN(1-NN)	Panil mai	1
Horizontal Retrace Period				1		1			†								†			1						•			1	
¥		PW		N. N.	2Nhd		2NNG	3Nhd	-	3NPd		_		•		DAN - PWN	-	Nvd. Nnd	PUN(1+PUN)	-	(Nhd+1)Nhd	-	-		PHN(1+IVN)	-	(Nvt+1)Nhd	(Nv1+2) - Nhd		(Nvt+2) NPG
,		Nhd-1		I PWN	2NING 1		2Nhd-1	3Nhd-1	-	3Nhd-1		_		-		NA NA	-	N _{vd} ·N _{hd} -1	PUN(L+PUN)	-	IND41)Nhd	-	-		I PUN(I+INN)		(Nv1+1)Nhd-1	(Nrs-23 - Nrg	Devi-2: NHG	-
Monzontal Display Period				4		†			†								•			1						1			1	
		-		-	Nhd+1	•••	Nhd+1	ZNhd+1		2Nhd+1		-	_	-		PUN (LPAN)	: ••	DNN (1 DAN)	1.PUN PAN		Nvi Nhd+1	-			1+pun - INN	-	Nvt-Nhd+1	MN-(1+1/N)	IN-E-1)-MPG	-
		٥	**	0	Ž.		N	SANG.		SNNG		-		-		DdN - (1 Dan)	_	PHN-(1-PAN)	Nwd - Nhd	-	DAN - DAN	-	-		D.W. WN		Nor. Nhd	NAT (1+1VN)		(Netes) - Neve
Batter address	Line number		0	ž _/	-	-	·ž/	poi	red /	ž /	21 Q 10	2011/	•^			-		- Z	٥		_/	por	*4 *	⊃ € /1	יו ש	, in the same of t	<u>ל</u>	0	Port	/

Figure 15 Refresh Memory Address (MA₀~MA₁₃)




Figure 16 Interface to Display Control Unit




Figure 17 Display Control Unit (1)

When many characters are displayed in horizontal direction on the screen, and horizontal one-character time is so short that both refresh memory and CG cannot be accessed, the circuitry shown in Fig. 18 should be used. In this case refresh memory output shall be latched and CG shall be accessed at the next cycle. The time chart in this case is shown in Fig. 21. CUDISP and DISPTMG signals should be provided after being delayed by one-character time by using skew bit of interlace & skew register (R8). Moreover, when there are some

troubles about delay time of MA during horizontal onecharacter time on high-speed display operation, system shown in Fig.19 is adopted. The time chart in this case is shown in Fig.22. Character video signal is delayed for two-character time because each MA outputs and refresh memory outputs are latched, and they are made to be in phase with CUDISP and DISPTMG signals by delaying for two-character time. Table 10 shows the circuitry selection standard of display units.

Table 10 Circuitry Standard of Display Control Unit

Case	Relation among t_{CH} , RM and CG	Block	Interlace & Skew Register Bit Programming						
		Diagram	C1	CO	D1	D0			
1	t _{CH} > RM Access + CG Access + t _{MAD}	Fig. 17	0	0	0	0			
2	RM Access + CG Access + t _{MAD} ≥ t _{CH} > RM Access + t _{MAD}	Fig. 18	0	1	0	1			
3	RM Access + t _{MAD} ≥ t _{CH} > RM Access	Fig. 19	1	0	1	0			

tCH: CHCP Period; tMAD: MA Delay




Figure 18 Display Control Unit (2)




Figure 19 Display Control Unit (For high-speed display operation) (3)




Figure 20 Time Chart of Display Control Unit (1)




Figure 21 Time Chart of Display Control Unit (2)




Figure 23 Time Chart of Display Unit (3)

■ HOW TO DECIDE PARAMETERS SET ON THE CRTC

How to Decide Parameters Based on Specification of CRT Display Unit (Monitor)

Number of Horizontal Total Characters

Horizontal deflection frequency fh is given by specification of CRT display unit. Number of horizontal total characters is determined by the following equation.

$$fh = \frac{1}{t_C (Nht + 1)}$$

where,

t_C: Cycle Time of CLK (Character Clock)

Nht: Programmed Value of Horizontal Total Register (R0)

Number of Vertical Total Characters

Vertical deflection frequency is given by specification of CRT display unit. Number of vertical Total characters is determined by the following equation.

1) Non-interlace Mode

Rt = (Nvt + 1)(Nr + 1) + Nadj

Interlace Sync Mode

Rt = (Nvt + 1)(Nr + 1) + Nadj + 0.5

3) Interlace Sync & Video Mode

Rt =
$$\frac{\text{(Nvt + 1) (Nr + 2) + 2Nadj}}{2}$$
 (a)

Rt =
$$\frac{(Nvt + 1)(Nr + 2) + 2Nadj + 1}{2}$$
 (b)

(a) is applied when both total numbers of vertical characters (Nvt + 1) and that of rasters in a line (Nr + 2) are odd.

(b) is applied when total number of rasters (Nr + 2) is even, or when (Nr + 2) is odd and total number of vertical characters (Nvt + 1) is even.

where,

Rt : Number of Total Rasters per frame

(Including retrace period)

Nvt : Programmed Value of Vertical Total

Register (R4)

Nr : Programmed Value of Maximum Raster

Address Register (R9)

Nadj: Programmed Value of Vertical Total Adjust

Register (R5)

Horizontal Sync Pulse Width

Horizontal sync pulse width is programmed to low order 4-bit of horizontal sync width register (R3) in unit of horizontal character time. Programmed value can be selected within from 1 to 15.

Horizontal Sync Position

As shown in Fig. 24, horizontal sync position is normally selected to be in the middle of horizontal blank period. But there are some cases where its optimum sync position is not located in the middle of horizontal blank period according to specification of CRT. Therefore, horizontal sync position should be determined by specification of CRT. Horizontal sync pulse position is programmed in unit of horizontal character time.




Figure 24 Time Chart of HSYNC

Vertical Sync Pulse Width

Vertical Sync Pulse Width is programmed to high order 4-bit of vertical sync pulse width register (R3) in unit of raster period. Programmed value can be selected within from 1 to 16.

Vertical Sync Position

As shown in Fig. 25, vertical sync position is normally selected to be in the middle of vertical blank period. But there are some cases where its optimum sync position is not located in the middle of vertical blank period according to specification of CRT. Therefore, vertical sync position should be determined by specification of CRT. Vertical sync pulse position is programmed to vertical sync position register (R7) in unit of line period.

How to Decide Parameters Based on Screen Format Dot Number of Characters (Horizontal)

Dot number of characters (horizontal) is determined by character font and character space. An example is shown in Fig. 26. More strictly, dot number of characters (horizontal) N is determined by external N-counter. Character space is set by means shown in Fig. 27.

Dot Number of Characters (Vertical)

Dot number of characters (vertical) is determined by characters font and line space. An example is shown in Fig. 26. Dot number of characters (vertical) is programmed to maximum raster address (register R9) of CRTC. When Nr is programmed




Figure 25 Time Chart of VSYNC




Figure 26 Dot Number of Horizontal and Vertical Characters

HD6845S, HD68B45S Character Font

Figure 27 How to Make Character Space

Shift Register




Figure 28 Number of Horizontal Displayed Characters

value of R9, dot number of characters (vertical) is (Nr+1). Number of Horizontal Displayed Characters

Number of horizontal displayed characters is programmed to horizontal displayed register (R1) of the CRTC. Programmed value is based on screen format. Horizontal display period, which is given by specification of horizontal deflection frequency and horizontal retrace period of CRT display unit, determines horizontal character time, being divided by number of horizontal displayed characters. Moreover, its cycle time and access time which are necessary for CRT display system are determined by horizontal character time.

Serial Data

Number of Vertical Displayed Characters

Number of vertical displayed characters is programmed to vertical displayed register (R6). Programmed value is based on screen format. As specification of vertical deflection frequency of CRT determines number of total rasters (Rt) including verti-

cal retrace period and the relation between number of vertical displayed character and total number of rasters on a screen is as mentioned above, CRT which is suitable for desired screen format should be selected.

For optimum screen format, it is necessary to adjust number of rasters per line, number of vertical displayed characters, and total adjust raster (Nadj) within specification of vertical deflection frequency.

Scan Mode

The CRTC can program three-scan modes shown in Table 11 to interlace mode register (R8). An example of character display in each scan mode is shown in Fig. 7.

Table 11 Program of Scan Mode

21	2º	Scan Mode	Main Usage
0	0	Non interless	Normal Display of Characters
1	0	Non-interlace	& Figures
0	1	Interlace Sync	Fine Display of Characters & Figures
1	1	Interlace Sync & Video	Display of Many Characters & Figures Without Using High-resolution CRT

[NOTE] In the interlace mode, the number of times per sec. in raster scanning on one spot on the screen is half as many as that in non-interlace mode. Therefore, when persistence of luminescence is short, flickering may happen. It is necessary to select optimum scan mode for the system, taking characteristics of CRT, raster scan speed, and number of displayed characters and figures into account.

Cursor Display Method

Cursor start raster register and cursor end raster register (R10, R11) enable programming the display modes shown in Table 7 and display patterns shown in Fig. 8. Therefore, it is possible to change the method of cursor display dynamically according to the system conditions as well as to realize the cursor display that meets the system requirements.

Start Address

Start address resisters (R12, R13) give an offset to the address of refresh memory to read out. This enables paging and scrolling easily.

Cursor Register

Cursor registers (R14, R15) enable programming the cursor display position on the screen. As for cursor address, it is not X, Y address but linear address that is programmed.

■ EXAMPLES OF APPLIED CIRCUIT OF THE CRTC

Fig. 30 shows an example of application of the CRTC to monochrome character display. Its specification is shown in Table 12. Moreover, specification of CRT display unit is shown in Table 13 and initializing values for the CRTC are shown in Table 14.

Table 12 Specification of Applied Circuit

item		Sp	eci	ficatio	n												
Character Format	5 × 7 Dot				1 100 100												
Character Space	Horizonta	ıl : 3	Do	t Vert	ical	: 5 D	ot										
One Character Time	1 μs																
Number of Displayed Characters	40 charac	ters >	< 10	3 lines	= 64	10 ch	arac	ters									
Access Method to Refresh Memory	Snychron	ous A	/let	hod (l	DISP	TMC	Rea	ad)									
Refresh Memory	1 kB																
		215	21	4:2 ¹³	212	211	210	29	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
	Refresh Memory	0	C	0	0	0	0	•	•	•	•	•	•	•	•	•	•
Address Map	CRTC Address Register	0	0	0	1	0	0	×	×	×	×	×	×	×	×	×	0
	CRTC Control Register	0	0	0	1	0	0	×	×	×	×	×	×	×	×	×	1
		×·	٠.	don't	care		0	or 1									
Synchronization Method	HVSYNC	Meth	100														

Table 13 Specification of Character Display

Item	Specification
Scan Mode	Non-interlace
Horizontal Deflection Frequency	15.625 kHz
Vertical Deflection Frequency	60.1 Hz
Dot Frequency	8 MHz
Character Dot (Horizontal × Vertical)	8 × 12 (Character Font 5 × 9)
Number of Displayed Characters (Row x Line)	40 × 16
HSYNC Width	4 μs
VSYNC Width	3 H
Cursor Display	Raster 9 ~ 10, Blink 16 Field Period
Paging, Scrolling	Not used

Table 14 Initializing Values for Character Display

Register	Name	Symbol		ing Value Decimal)
R0	Horizontal Total	Nht	3F	(63)
R1	Horizontal Displayed	Nhd	28	(40)
R2	Horizontal Sync Position	Nhsp	34	(52)
R3	Sync Width	Nvsw, Nhsw	34	
R4	Vertical Total	Nvt	14	(20)
R5	Vertical Total Adjust	Nadj	08	(8)
R6	Vertical Displayed	Nvd	10	(16)
R7	Vertical Sync Position	Nvsp	13	(19)
R8	Interlace & Skew		00	
R9	Maximum Raster Address	Nr	ОВ	(11)
R10	Cursor Start Raster	B, P, NCSTART	49	
R11	Cursor End Raster	NCEND	0A	(10)
R12	Start Address (H)		00	(0)
R13	Start Address (L)		00	(0)
R14	Cursor (H)		00	(0)
R15	Cursor (L)		00	(0)





Figure 29 Non-interlace Display (Example)



HD6845S.	HD68A45S,	HD68B	45S
----------	-----------	-------	------------

Differences between the HD6845R (Motorola MC6845 Compatible) and the HD6845S (Enhanced)

No. Fu	unctional Difference	HD6845R	HD6845S
Vide	terlace Sync of Method of number of vertical characters Number of raster per character line	Character line address O A B C	Character line address O A B C 1 1 2 3 4 4 4 5 6 7 8 9 In HD6845S, number of characters is vertically programmed in unit of one line, as illustrated above. (Number of vertical total characters, Number of vertical displayed characters, Vertical Sync Position) Example of above figure Programmed number into Vertical Displayed Register = 10 Both even number and odd number can be specified. Character line address O O O O O O O O O O O O O O O O O O
	Cursor Display	Cursor is displayed in either EVEN field or ODD field. 0	Cursor is displayed in both EVEN field and ODD field. 0 2 0 1 EVEN number 4 0 0 1 2 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0

No.	Functional Difference	HD6845R	HD6845S
2	Vertical Sync Pulse Width (VSYNC output)	Fixed at 16 raster scan cycle (16H) Fixed at 16 scan cycle VSYNC R3 Not used Horizontal Sync Width	Programmable (1 - 16 raster scan cycle) Specified by high order 4 bits of R3 VSYNC R3 Wv3 Wv2 Wv1 Wv0 Vertical Sync Horizontal Sync Width Width
3	SKEW Function	Not included R8 v s	SKEW capability is included in DISPTMG, CUDISP signals. Attached byte Cudisp Disptmg Example of DisptmG output Not skewed One character skew 1 character time 2 character time
4	Start Address Register	Write Only	Read or Write
5	RESET Signat (RES)	MA ₀ ~ M ₁₃ Output RA ₀ ~ ffA ₄ Output Other Outputs ————————————————————————————————————	MA° ~ MA ₁₃ Output, RA ₀ ~ RA ₄ Output Other Outputs Output signals of MA ₀ ~ MA ₁₃ . RA ₀ ~ RA ₄ and others go to "LOW" level immediately after RES has gone to "LOW" level.

AC Characteristic Differences between HD6845R (Motorola MC6845 Compatible) and HD6845S (Enhanced)

				HD465051	3		3		
No.	Characteristic Difference	Symbol	min.	typ.	max.	min.	typ.	max.	Unit
1	Clock Cycle Time	tcycc	330	_	_	270	_	_	ns
2	Clock Pulse Width "High"	РИсн	150	_	_	130	_	_	ns
3	Clock Pulse Width "Low"	PWcL	150	_	_	130	_	_	กร
4	Rise and Fall Time for Clock Input	T _{CR} , T _{CF}	_	_	15	_	-	20	ns
5	Horizontal Sync Delay Time	THED	<u> </u>	_	250	_	_	200	ns
6	Light Pan Strobe Pulse Width	PWLPH	80	_	-	60	_	_	ns
7	Light Pan Strobe,	TLPDI	-	_	80	_	_	70	ns
'	Uncertain Time of Acceptance	T _{LPD2}	-	_	10	_	<u> </u>	0	ns

SCHOTTKY TPROMS

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES

JUNE 1981

- Titanium-Tungsten (Ti-W) Fuse Link For Reliable Low-Voltage Full Family Compatible Programming
- Full Decoding And Fast Chip Select Simplify System Design
- P-N-P Inputs For Reduced Loading On System Buffers/Drivers
- Applications Include:
 Microprogramming/Firmware Loaders
 Code Converters/Character Generators
 Translators/Emulators
 Address Mapping/Look-Up Tables

NEW TYPE NUMBER	OLD TYPE NUMBER			TYPICAL PE	RFORMANCE	
0°C to 70°C	0°C to 70°C (ORGANIZATION) CONFIGURATION†		ADDRESS ACCESS TIME	POWER DISSIPATION		
TBP18SA030 (J, N)▲	SN74S188 (J, N)	256 Bits	\Diamond	25 ns	400 mW	
TBP18S030 (J, N)▲	SN74S288 (J, N)	(32W X 8B)	∇	25 115	400 mvy	
TBP14S10 (J, N)▲	SN74S287 (J, N)	1024 Bits	∇	42 ns	500 mW	
TBP14SA10 (J, N)▲	SN74S387 (J, N)	(256W X 4B)		42 ns	500 MW	
TBP18SA22 (J, N)▲	SN74S470 (J, N)	2048 Bits	\Diamond	50 ns	550 mW	
TBP18S22 (J, N)▲	SN74S471 (J, N)	(256W X 8B)	∇	30 115	550 11144	
TBP18S42 (J, N)▲	SN74S472 (J, N)	4096 Bits	∇	55 ns	600 mW	
TBP18SA42 (J, N)▲	SN74S473 (J, N)	(512W X 8B)	\Diamond	55 ns	800 11144	
TBP18S46 (J, N)▲	SN74S474 (J, N)	4096 Bits	∇	55 ns	600 mW	
T8P18SA46 (J, N)▲	SN74S475 (J, N)	(512W X 88)	\Diamond	oo ns	600 mvv	

[♣] For full temperature parts (-55°C to +125°C) use suffix MJ. For devices with MIL-STD 883B processing (-55°C to +125°C) see page 2-3.

[†] Q = open collector, ∇ = three state,

TBP18SA030, TBP18S030	TBP14S10, TBP14SA10	TBP18SA22, TBP18S22	TBP18S42, TBP18SA42	TBP18S46, TBP18SA46
256 BITS	1024 BITS	2048 BITS	4096 BITS	4096 BITS
(32 WORDS BY 8 BITS)	(256 WORDS BY 4 BITS)	(256 WORDS BY 8 BITS)	(512 WORDS BY 8 BITS)	(512 WORDS BY 8 BITS)
(TOP VIEW)	(TOP VIEW)	(TOP VIEW)	(TOP VIEW)	(TOP VIEW)
Q0 18 VCC Q1 15 G Q2 3 14 A4 Q3 4 13 A3 Q4 5 12 A2 Q5 6 11 A1 Q6 7 10 A0 GND 8 9 Q7	A6 1	A0 1 20 VCC A1 7 19 A7 A2 3 18 A6 A3 4 17 A5 A4 5 66 G2 Q0 6 15 G1 Q1 7 14 Q7 Q2 8 13 Q6 Q3 9 12 Q5 GND 10 11 Q4	A0 1 20 VCC A1 2 19 A8 A2 3 18 A7 A3 4 17 A6 A4 5 16 A5 C0 6 15 G C1 7 C2 8 13 Q6 Q3 9 12 Q5 GND TO 11 Q4	A7 T


Pin assignments for all of these memories are the same for the J and N packages. See Product Guide, Section 7, for chip carrier pin assignments. description


These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 100 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.


The high-complexity 2048- and 4096-bit PROMs can be used to significantly improve system density for fixed memories as all are offered in the 20-pin dual-in-line package having pin-row spacings of 0.300 inch (7,62 mm).


SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES


logic symbols


























SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES


description (continued)


Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs, except the TBP14S10 and TBP14SA10 are supplied with a low-logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.


A low level at the chip-select input(s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off

The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	
Input voltage	5.5V
Off-state output voltage	
Operating free-air temperature range:	Full-temperature-range circuits55°C to 125°C
	Commercial-temperature-range circuits
Storage temperature range	65°C to 150°C

recommended conditions for programming the TBP18S', TBP18SA', TBP14SA', and TBP14SA' PROMs

		MIN	NOM	MAX	TINU
Supply voltage, VCC (see Note 1)	Steady state	4.75	5	5.25	v
Supply voltage, VCC (see 140(e 1/	Program pulse	9	9.25	9.5	· ·
Input voltage	High level, VIH	2.4		5	V
mput voltage	Low level, VIL	0		0.5	"
Termination of all outputs except the one to be programmed		See	load cir	cuit	
Termination or an outputs except the one to be programmed			Figure	1)	
Voltage applied to output to be programmed, VO(pr) (see Note 2)		0	0.25	0.3	V
Duration of VCC programming pulse X (see Figure 2 and Note 3)		15	25	100	μς
Programming duty cycle for Y pulse			25	35	%
Free-air temperature		20	25	30	°C

[†] Absolute maximum ratings.

- NOTES: 1. Voltage values are with respect to network ground terminal. The supply voltage rating does not apply during programming.
 - 2. The TBP18S030, TBP18SA030, TBP18SA22, TBP18SA22, TBP18S42, TBP18SA42, TBP18SA46 and TBP18SA46 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level. The TBP14S10, TBP14SA10 are supplied with all bit outputs at a high logic level, and programming a bit changes it to a low logic level.
 - 3. Programming is guaranteed if the pulse applied as 98 μs in duration.

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES

step-by-step programming procedure for the TBP18SA030, TBP18S030, TBP14S10, TBP14SA10, TBP18SA22, TBP18SA22, TBP18SA42, TBP18S42, TBP18S42, TBP18S46, TBP18SA46

- 1. Apply steady-state supply voltage (VCC = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic-level voltage to the chip-select input(s)
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 k Ω and apply the voltage specified in the table to the output to be programmed. Maximum current into the programmer output is 150 mA.
- 5. Step VCC to 9.25 nominal. Maximum supply current required during programming is 750 mA.
- Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μs and 1 ms after VCC has reached its 9.25 level. See programming sequence of Figure 2.
- 7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- Within the range of 1 μs to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
- The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μs or more after VCC reaches its steady-state value of 5 V.
- 10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.
- Verify accurate programming of every word after all words have been programmed using V_{CC} values of 4.5 and 5.5 volts.

NOTE: Only one programming attempt per bit is recommended.

5V | | | 3.9 kΩ

LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION

FIGURE 1 - LOAD CIRCUIT




FIGURE 2 - VOLTAGE WAVEFORMS FOR PROGRAMMING

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

D. D. M. ETER		TBP14	TBP14S10, TBP18S22		TBP18S030			TBP18	UNIT		
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	JUNIT
	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, V _{CC} J, N		4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	1 °
	MJ			-2			-2		•	2	
High-level output current, IOH	J, N			-6.5			-6.5			-6.5	mA
Low-level output current, IOL				16		-	20			12	mA
mular from his temporature T. MJ		-55		125	-55		125	-55		125	°c
erating free-air temperature, TA	J, N	0		70	0		70	0		70	1

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				F	ULL TE	MP	cc	MM. TE	МР	
	PARAMETER	TEST CONDITION	ONST	(MJ)			(J, N)			דומט
				MIN	TYP*	MAX	MIN	TYP;	MAX	
V_{IH}	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
Vik	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA			-1.2		-	-1.2	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = MAX	2.4	3.4		2.4	3,2		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = MAX			0.5			0.5	>
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _O = 2.4 V	V _{IH} = 2 V,			50			50	μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _O = 0.5 V	V _{IH} = 2 V,			-50			-50	μА
Ŋ	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			25			25	μА
116	Low-level input current	VCC = MAX,	V _I = 0.5 V			-250			-250	μА
los	Short-circuit output current §	V _{CC} = MAX		30	-	-100	30		-100	mA
		V _{CC} = MAX,	TBP14S10		100	135		100	135	
	0	Chip select(s) at 0 V,	TBP18S030		80	110		80	110	^
ICC	Supply current	Outputs open,	TBP18S22		110	155		110	155	mA
		See Note 4	TBP18S42, TBP18S46		120	155		120	155	

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CONDITIONS	t _{a(A)} (ns) Access time from address		ta(S) (ns) Access time from chip select (enable time)			tpXZ (ns) Disable time from high or low level			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	MIN	TYP1	MAX	l
TBP14S10MJ			42	75		15	40		12	40	ns
TBP14S10			42	65		15	35		12	35	ns
TBP18S030MJ	C _L = 30 pF for		25	50		12	30	1	8	30	ns
TBP18S030	$t_a(A)$ and $t_a(S)$,		25	40		12	25		8	20	ns
TBP18S22MJ	5 pF for tpXZ,		50	80		20	40		15	35	ns
TBP18S22	See Page 1-12		50	70		20	35		15	30	ns
TBP18S42MJ, T8P18S46MJ			55	85		20	45		15	40	ns
TBP18S42, TBP18S46			55	75		20	40		15	35	ns

NOTE: MJ designates full-temperature-range circuits (formerly 54 Family), J and N designate commercial-temperature-range circuits (formerly 74 Family),

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

† All typical values are at V_{CC} · 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 4: The typical values of I_{CC} are with all outputs low.

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

PARAMETER		TBP14S	TBP14SA10, TBP18SA22		1	TBP18SA030			A42, TB	P18SA46	UNIT
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
0	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5,5	
Supply voltage, VCC		4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	\ \
High-level output voltage, VOH				5.5			5,5			5.5	V
Low-level output current, IOL				16			20			16	mA
One and the same of the same o	MJ	-55		125	-55		125	55		125	°c
Operating free-air temperature, I A	erating free-air temperature, TA			70	0		70	0		70	1

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS†	MIN TYP#	MAX	UNIT
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA		-1.2	V
lou	High-level output current	V _{CC} = MIN, V ₃ H = 2 V,	V _{OH} = 2.4 V		50	μА
ЮН	riigii-i-ver oatpat current	V _{†L} = 0.8 V	V _{OH} = 5.5 V		100] "
VOL	Low-level output voltage	VCC = MIN,	V _{1H} = 2 V,		0.5	V
VOL	Low level output voltage	V _{IL} = 0.8 V,	IOL = MAX		0.5	1
ij	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V		1	mA
ΊΗ	High 'evel input current	V _{CC} = MAX,	V _I = 2.7 V		25	μА
IJL	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V		-250	μА
		V _{CC} = MAX,	TBP18SA030	80	110	
laa	Supuly gussent	Chip select(s) at 0 V,	TBP14SA10	100	135	1
ICC	Supply current	Outputs open,	TBP18SA22	110	155	mA
		See Note 4	TBP18SA42, TBP18SA46	120	155	1

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CONDITIONS	Acc	^t a(A) ess time f address	rom		ta(S) cess time f chip selec enable tim	t	low-to	tPLH lation dela o-high-lev rom chip lisable tim	el out- select	UNIT
		MIN	TYP‡	MAX	MIN	TYP	MAX	MIN	TYP‡	MAX].
TBP18SA030MJ			25	50		12	30		12	30	ns
TBP18SA030	0 20 -5		25	40		12	25		12	25	ns
TBP14SA10MJ	CL = 30 pF,		42	75		15	40		15	40	ns
TBP14SA10	$R_{L1} = 300 \Omega$,		42	65		15	35		15	35	ns
TBP18SA22MJ	$R_{L2} = 600 \Omega$,		50	80		20	40		15	35	ns
TBPSA22	See Page 1-12		50	70		20	35		15	30	ns
TBP18SA42MJ, TBP18SA46MJ			55	85		20	45	-	15	40	ns
TBP18SA42, TBP18SA46			55	75		20	40		15	35	ns

NOTE: MJ designates full-temperature-range circuits (formerly 54 Family), J and N designate commercial-temperature-range circuits (formerly

NOTE 4: The typical values of $I_{\mbox{\footnotesize{CC}}}$ are with all output low.

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

 $^{^{\}ddagger}$ AH typical values are at V_{CC} = 5 V, T_A = 25 $^{\circ}$ C.

SCHOTTKY† PROMS

SERIES 24 AND 28 STANDARD, LOW-POWER, POWER-DOWN, REGISTERED PROGRAMMABLE READ-ONLY MEMORIES

JUNE 198

- New, Expanded Family of Standard, Low Power, Power Down, And Registered PROMs
- Titanium-Tungsten (Ti-W) Fuse Links for Reliable Low-Voltage Full-Family-Compatible Programming
- Full Decoding And Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading On System Buffers/Drivers
- Each PROM Supplied With a High Logic Level Stored At Each Bit Location
- Applications Include:

Microprogramming/Firm Ware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables

STANDARD PROMS

TYPE N	UMBER	OUTPUT	BIT SIZE	TYPIC	AL PERFO	RMANCE
NEW TYPE NUMBER	OLD TYPE NUMBER	CONFIGURATION*	(ORGANIZATION)	ACCESS	TIMES	POWER
NEW TYPE NUMBER	OLD TYPE NUMBER			ADDRESS	SELECT	DISSIPATION
TBP24S10 (J, N) [▲]		∇	1024 Bits	35 ns	20 ns	375 mW
TBP24SA10 (J, N) [▲]		\Diamond	(256W X 4B)	35 ns	20 115	375 mvv
TBP28S42 (J, N)▲		∇				
TBP28SA42		\Diamond			•	
TBP28S45 (J, N) ↑▲		∇	4096 Bits	35 ns	20 ns	500 mW
TBP28S46		∇	(512W X 8B)			
TBP28SA46		\Diamond	Ì			
TBP24S41 (J, N)▲	SN74S476 (J, N)	∇	4096 Bits	40	20	435
TBP24SA41 (J, N)▲	SN74S477 (J, N)	\Diamond	(1024W X 4B)	40 ns	20 ns	475 mW
TBP24S81 (J, N) ▲	SN74S454 (J, N)	∇	8192 Bits	45 ns	20 ns	625 mW
TBP24SA81 (J, N) ▲	SN74S455 (J, N)	\Diamond	(2048W X 4B)	45 ns	20 ns	625 mvv
TBP28S86 (J, N) ▲	SN74S478 (J, N)	∇				
TBP28SA86 (J, N) ▲	SN74S479 (J, N)	\Diamond	8192 Bits	45 ns	20 ns	625 mW
TBP28S2708 (J, N)	SN74S2708 (J, N)	∇	(1024W X 8B)			
TBP28S85 (J, N) †▲		∇		35 ns	15 ns	550 mW
TBP28S166 (J, N) ▲		∇	16,384 Bits	26	15	650 144
TBP28SA166		\Diamond	(2048W X 8B)	35 ns	15 ns	650 mW

LOW POWER PROMS

TYPE N	UMBER	OUTPUT	BIT SIZE	TYPI	CAL PERF	DRMANCE
NEW TYPE NUMBER	OLD TYPE NUMBER	CONFIGURATION	(ORGANIZATION) ACCES		CESS TIMES PO	
NEW TIPE NOMBER	OLD THE NUMBER			ADDRESS	SELECT	DISSIPATION
TBP28L22 (J, N) [▲]		∇	2048 Bits			
TBP28LA22		\Diamond	(256W X 8B)	45 ns	20 ns	375 mW
TBP28L42 (J,N) ▲		∇			30 ns	
TBP28L45 (J, N) †▲		∇	4096 Bits (512W X 8B)	60 ns		250 mW
TBP28L46 (J,N) ▲		∇	(512W X 8B)			
TBP28L86 (J, N)▲	SN74LS478 (J, N)	∇	8192 Bits	80 ns	35 ns	350 mW
TBP28L85 (J, N) †▲		∇	(1024W X 8B)	65 ns	30 ns	275 mW
TBP28L166 (J, N) †▲		∇	16,384 Bits (2048W X 8B)	65 ns	30 ns	350 mW

All PROMs are also available in chip carriers,

[†] NOTE — Electrical parameters for these devices are design goals only.

NOTE — These devices available as full-temperature-range and as high-rel processed devices (use suffix MJ or NJ),

 $^{^{\}ddagger}$ \bigcirc = open collector, ∇ - three state.

Floppy Disk Controller Board (Z-207)

FD 179X-02 FLOPPY DISK FORMATTER/CONTROLLER FAMILY

FEATURES

- TWO VFO CONTROL SIGNALS RG & VFOE
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS

IBM 3740 Single Density (FM)
IBM System 34 Double Density (MFM)
Non IBM Format for Increased Capacity

- READ MODE
 - Single/Multiple Sector Read with Automatic Search or Entire Track Read

Selectable 128, 256, 512 or 1024 Byte Sector Lengths

- WRITE MODE
 - Single/Multiple Sector Write with Automatic Sector Search
- Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
 - Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status

DMA or Programmed Data Transfers
All Inputs and Outputs are TTL Compatible
On-Chip Track and Sector Registers/Comprehensive
Status Information


- PROGRAMMABLE CONTROLS Selectable Track to Track Stepping Time Side Select Compare
- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1795/7 HAS A SIDE SELECT OUTPUT

179X-02 FAMILY CHARACTERISTICS

FEATURES	1791	1792	1793	1794	1795	1797
Single Density (FM)	Х	Х	X	Х	X	X
Double Density (MFM)	Х		X		X	Х
True Data Bus			Х	X		X
Inverted Data Bus	Х	X			X	
Write Precomp		×	X	X	X	X
Side Selection Output					Х	Х

APPLICATIONS

8" FLOPPY AND 51/4" MINI FLOPPY CONTROLLER SINGLE OR DOUBLE DENSITY CONTROLLER/FORMATTER



FD179X SYSTEM BLOCK DIAGRAM

AUGUST, 1981

PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION		
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.		
19	MASTER RESET	MR	A logic low (50 microseconds min.) on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR brought to a logic high a RESTORE Command is executed regardless of the state of the Ready signal from the drive Also, HEX 01 is loaded into sector register.		
20	POWER SUPPLIES	Vss	Ground		
21		Vcc	+5V ±5%		
40		Voo	+ 12V ±5%		
COMPUTE	R INTERFACE:				
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when $\overline{\text{CS}}$ is low.		
3	CHIP SELECT	CS	A logic low on this input selects the chip and enables computer communication with the device.		
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when $\overline{\text{CS}}$ is low.		
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under RE and WE control: CS A1 A0 RE WE		
			0 0 0 Status Reg Command Reg 0 0 1 Track Reg Track Reg 0 1 0 Sector Reg Sector Reg 0 1 1 L'ata Reg Data Reg		
7-14	DATA ACCESS LINES	DALO-DAL7	Eight bit Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by WE or transmitter enabled by RE. Each line will drive 1 standard TTL load.		
24	CLOCK	CLK	This input requires a free-running 50% duty cycle square wave clock for internal timing reference, 2 MHz ± 1% for 8" drives, 1 MHz ± 1% for mini-floppies.		
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.		
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K pull-up resistor to +5.		
FLOPPY D	DISK INTERFACE:				
15	STEP	STEP	The step output contains a pulse for each step.		
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.		
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occuring while Early is active (high) should be shifted early for write precompensation.		
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.		

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION	
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated steppers.	
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head assumed to be engaged. It is typically derived from a 1 shrtriggered by HLD.	
25	READ GATE (1791, 1792, 1793, 1794)	RG	This output is used for synchronization of external da separators. The output goes high after two Bytes of zeros single density, or 4 Bytes of either zeros or ones in doub density operation.	
25	SIDE SELECT OUTPUT (1795, 1797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When $U=1$, SSO is set to a logic 1. When $U=0$, SSO is set to a logic 0. The SSO is compared with the side information in the Sector I.D. Field. If they do not compare Status Bit 4 (RNF) is set. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.	
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.	
27	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.	
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.	
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.	
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.	
31	WRITE DATA	WD	A 200 ns (MFM) or 500 ns (FM) output pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.	
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.	
33	WRITE FAULT VFO ENABLE	WF/VFOE	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field. This pin has an internal 100K Ohm pull-up resistor.	
34	TRACK 00	TR00	This input informs the FD179X that the Read/Write head is positioned over Track 00.	

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
35	INDEX PULSE	ĪP	This input informs the FD179X when the index hole is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This input pin selects either single or double density operation. When DDEN = 0, double density is selected. When DDEN = 1, single density is selected. This line must be left open on the 1792/4.

GENERAL DESCRIPTION

The FD179X are N-Channel Silicon Gate MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is TTL compatible on all inputs and outputs. The outputs will drive ONE TTL load or three LS loads. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793 respectively. On these devices, DDEN must be left open.

ORGANIZATION

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

Data Shift Register — This 8-bit register <u>assembles</u> serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

Data Register — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR) — This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.


CRC Logic — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is: $G(x) = x^{16} + x^{12} + x^6 + 1$.

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU) — The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

Timing and Control — All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD179X has two different modes of operation according to the state of $\overline{\text{DDEN}}$. When $\overline{\text{DDEN}}=0$ double density (MFM) is assumed. When $\overline{\text{DDEN}}=1$, single



FD179X BLOCK DIAGRAM

density (FM) is assumed. 1792 & 1794 are single density only.

AM Detector — The address mark detector detects ID, data and index address marks during read and write operations.

PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (\overline{DAL}) and associated control signals. The \overline{DAL} are used to transfer Data, Status, and Control words out of, or into the FD179X. The \overline{DAL} are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (\overline{RE}) are active (low logic state) or act as input receivers when \overline{CS} and Write Enable (\overline{WE}) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and \overline{CS} is made low. The address bits A1 and A0, combined with the signals \overline{RE} during a Read operation or \overline{WE} during a Write operation are interpreted as selecting the following registers:

A1	- A0	READ (RE)	WRITE (WE)
0	0	Status Register	Command Register
0	1	Track Register	Track Register
1	0	Sector Register	Sector Register
1	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data

Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The 179X has two modes of operation according to the state of $\overline{\text{DDEN}}$ (Pin 37). When $\overline{\text{DDEN}}=1$, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density.

GENERAL DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by the fourth byte in the "ID" field.

Sector Length Table*					
Sector Length	Number of Bytes				
Field (hex)	in Sector (decimal)				
00	128				
01	256				
02	512				
03	1024				

^{*1795/97} may vary - see command summary.

The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table)

For read operations in 8" double density the FD179X requires RAW READ Data (Pin 27) signal which is a 200 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) on 1791/92/93/94 which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM. RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations (WG = 0), the $\overline{\text{VFOE}}$ (Pin 33) is provided for phase lock loop synchronization. $\overline{\text{VFOE}}$ will go active low when:

- a) Both HLT and HLD are True
- b) Settling Time, if programmed, has expired
- The 179X is inspecting data off the disk

If WF/VFOE is not used, leave open or tie to a 10K resistor to +5

GENERAL DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM ($\overline{DDEN} = 1$) and 200 ns pulses in MFM ($\overline{DDEN} = 0$). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written EARLY. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

READY

Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

COMMAND DESCRIPTION

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

TABLE 1. COMMAND SUMMARY

A. Commands for Models: 1791, 1792, 1793, 1794

B. Commands for Models: 1795, 1797

					В	its							В	its			
Туре	Command	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Restore	0	0	0	0	h	٧	r ₁	r0	0	0	0	0	h	V	r ₁	r0
1	Seek	0	0	0	1	h	V	r ₁	r ₀	0	0	0	1	h	V	r ₁	rO
	Step	0	0	1	Т	h	V	r ₁	rO	0	0	1	Τ	h	V	r ₁	rO
	Step-in	0	1	0	Т	h	V	r ₁	rO	0	1	0	Т	h	V	r 1	r0
	Step-out	0	1	1	Т	h	V	r ₁	rO	0	1	1	Т	h	V	r 1	r0
ll ll	Read Sector	1	0	0	m	S	Ε	С	0	1	0	0	m	L	Ε	U	0
11	Write Sector	1	0	1	m	S	Ē	С	a ₀	1	0	1	m	L	Ε	U	a ₀
III	Read Address	1	1	0	0	0	Ε	0	0	1	1	0	0	0	Ε	U	0
IB	Read Track	1	1	1	0	0	Ε	0	0	1	1	1	0	0	Ε	U	0
111	Write Track	1	1	1	1	0	Ε	0	0	1	1	1	1	0	E	U	0
IV	Force Interrupt	1	1	0	11	lз	12	11	l0	1	1	0	1	lз	12	11	10

FLAG SUMMARY

TABLE 2. FLAG SUMMARY

Command Type	Bit No(s)		Description	
I	0, 1	r1 r0 = Stepping Motor Rate See Table 3 for Rate Summary		
I	2	V = Track Number Verify Flag	V = 0, No verify V = 1, Verify on destination track	
1	3	h = Head Load Flag	h = 0, Load head at beginning h = 1, Unload head at beginning	
I	4	T = Track Update Flag	T = 0, No update T = 1, Update track register	
11 & 111	0	a ₀ = Data Address Mark	a ₀ = 0, FB (DAM) a ₀ = 1, F8 (deleted DAM)	
II	1	C = Side Compare Flag	C = 0, Disable side compare C = 1, Enable side compare	
&	1	U = Update SSO	U = 0, Update SSO to 0 U = 1, Update SSO to 1	
11 & 111	2	E = 15 MS Delay	E = 0, No 15 MS delay E = 1, 15 MS delay	
II	3	S = Side Compare Flag	S = 0, Compare for side 0 S = 1, Compare for side 1	
11	3	L = Sector Length Flag	LSB's Sector Length in ID Field 00 01 10 11 L = 0 256 512 1024 128 L = 1 128 256 512 1024	
II	4	m = Multiple Record Flag	m = 0, Single record m = 1, Multiple records	
IV	0-3	Ix = Interrupt Condition Flags I0 = 1 Not Ready To Ready Transition I1 = 1 Ready To Not Ready Transition I2 = 1 Index Pulse I3 = 1 Immediate Interrupt, Requires A Reset I3-I1 = 0 Terminate With No Interrupt (INTRQ)		

^{*}NOTE: See Type IV Command Description for further information.

TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (**10** 11), which determines the stepping motor rate as defined in Table 3.

A $2\,\mu s$ (MFM) or $4\,\mu s$ (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12 μ s before the first stepping pulse is generated.

The rates (shown in Table 3) can be applied to a Step-Direction Motor through the device interface.

TABLE 3. STEPPING RATES

СІ	_K	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DD	EN	0	1	0	1	х	х
R1	R0	TEST=1	TEST = 1	TEST = 1	TEST=1	TEST=0	TEST=0
0	0	3 ms	3 ms	6 ms	6 ms	184µs	368µs
0	1	6 ms	6 ms	12 ms	12 ms	190μs	380µs
1	0	10 ms	10 ms	20 ms	20 ms	198µs	396μs
1	1	15 ms	15 ms	30 ms	30 ms	208µs	416μs
1							


After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If TEST = 0, there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by settling bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation.

The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated. If V=0, no verification is performed.

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



HEAD LOAD TIMING

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as status Bit 5 in Type I status.

In summary for the Type I commands: if h=0 and V=0, HLD is reset. If h=1 and V=0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h=0 and V=1, HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If h=1 and V=1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.


For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

RESTORE (SEEK TRACK 0)

Upon receipt of this command the Track 00 $(\overline{TR00})$ input is sampled. If $\overline{TR00}$ is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If $\overline{TR00}$ is not active low, stepping pulses (pins 15 to 16) at a rate specified by the f1 f0 field are issued until the $\overline{TR00}$ input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the $\overline{TR00}$ input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The bit allows the head to be loaded at the start of command. Note that the Restore command is executed when \overline{MR} goes from an active to an inactive state and that the DRQ pin stays low.

SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of



TYPE I COMMAND FLOW


the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

STEP

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the f1f0 field, a verification takes place if the V flag is on. If the U flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the U



TYPE I COMMAND FLOW


flag is on, the Track Register is incremented by one. After a delay determined by the f1f0 field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the U flag is on, the Track Register is decremented by one. After a delay determined by the f1f0 field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

EXCEPTIONS

On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.




TYPE I COMMAND FLOW

TYPE II COMMANDS

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 13.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons

again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.



TYPE II COMMAND

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m=0, a single sector is read or written and an interrupt is generated at the

completion of the command. If m=1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD179X will continue to read or write multiple records and update the sector register in numerical ascending sequence until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

For example: If the FD179X is instructed to read sector 27 and there are only 26 on the track, the sector register exceeds the number available. The FD179X will search for 5 disk revolutions, interrupt out, reset busy, and set the record not found status bit.

The Type II commands for 1791-94 also contain side select compare flags. When C=0 (Bit 1) no side comparison is made. When C=1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag (Bit 3). If the S flag compares with the side number recorded in the ID field, the FD179X continues with the ID search. If a comparison is not made within 5 index

HAVE
SINDEX HOLES
SIDEN HOLES
PASSED
NO
NO
NAS
IDAM
NO
DEEN
DETECTED
TYES
NO
SIDEN
NO
SIDEN
OF ID
FIELD
TYES

BRING IN SECTOR LENGTH FIELD
STORE LENGTH IN INTERNAL
REGISTER

SET CRC
STATUS ERROR

YES

THERE A
CRC ERROR
NO
RESET
CRC
STATUS ERROR

TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
NO
RESET
CRC
TABLE
A
READ
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TABLE
TA

TYPE II COMMAND


pulses, the interrupt line is made active and the Record-Not-Found status bit is set.

The Type II and III commands for the 1795-97 contain a side select flag (Bit 1). When U=0, SSO is updated to 0. Similarly, U=1 updates SSO to 1. The chip compares the SSO to the ID field. If they do not compare within 5 revolutions the interrupt line is made active and the RNF status bit is set.


The 1795/7 READ SECTOR and WRITE SECTOR commands include a 'L' flag. The 'L' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatability, the 'L' flag should be set to a one.

READ SECTOR

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address



TYPE II COMMAND



TYPE II COMMAND

Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown:

STATUS BIT 5		
1	Deleted Data Mark	
0	Data Mark	

WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the ^a0 field of the command as shown below:

a ₀	Data Address Mark (Bit 0)	
1	Deleted Data Mark	
0	Data Mark	

The FD179X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeroes is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. For a 2 MHz clock the INTRQ will set 8 to 12 µsec after the last CRC byte is written. For partial sector writing, the proper method is to write the data and fill the balance with zeroes. By letting the chip fill the zeroes, errors may be masked by the lost data status and improper CRC Bytes.

TYPE III COMMANDS

READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK	SIDE	SECTOR	SECTOR	CRC	CRC
ADDR	NUMBER	ADDRESS	LENGTH	1	2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a comparison can be made by the user. At the end of the operation an interrupt is generated and the Busy Status is reset.


READ TRACK

Upon receipt of the READ track command, the head is loaded, and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRQ's are generated for each byte. The accumulation of bytes is synchronized to each address mark encountered. An interrupt is generated at the completion of the command.


This command has several characteristics which make it suitable for diagnostic purposes. They are: the Read Gate

is not activated during the command; no CRC checking is performed; gap information is included in the data stream; the internal side compare is not performed; and the address mark detector is on for the duration of the command. Because the A.M. detector is always on, write splices or noise may cause the chip to look for an A.M. If an address mark does not appear on schedule the Lost Data status flag is set.

The ID A.M., ID field, ID CRC bytes, DAM, Data, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.



TYPE III COMMAND WRITE TRACK



TYPE III COMMAND WRITE TRACK

CONTROL BYTES FOR INITIALIZATION

DATA PATTERN IN DR (HEX)	FD179X INTERPRETATION IN FM (DDEN = 1)	FD1791/3 INTERPRETATION IN MFM (DDEN = 0)
00 thru F4 F5 F6 F7 F8 thru FB FC FD FE	Write 00 thru F4 with CLK = FF Not Allowed Not Allowed Generate 2 CRC bytes Write F8 thru FB, Clk = C7, Preset CRC Write FC with Clk = D7 Write FD with Clk = FF Write FE, Clk = C7, Preset CRC Write FF with Clk = FF	Write 00 thru F4, in MFM Write A1* in MFM, Preset CRC Write C2** in MFM Generate 2 CRC bytes Write F8 thru FB, in MFM Write FC in MFM Write FD in MFM Write FE in MFM Write FF in MFM

^{*}Missing clock transition between bits 4 and 5

WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA with a large amount of memory. Data and gap information must be provided at the computer interface. Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command.

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is substituted.

This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

TYPE IV COMMANDS

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to in-

sure Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit reset.

The lower four bits of the command determine the conditional interrupt as follows:

10 = Not-Ready to Ready Transition

11 = Ready to Not-Ready Transition

2 = Every Index Pulse

13 = Immediate Interrupt


The conditional interrupt is enabled when the corresponding bit positions of the command ($^{1}3 - ^{1}0$) are set to a 1. Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred. If $^{1}3 - ^{1}0$ are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate interrupt condition ($^{1}3 = 1$) an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D8) to clear on a subsequent load command register or read status register operation. Follow a HEX D8 with D0 command.


Wait 8 micro sec (double density) or 16 micro sec (single density before issuing a new command after issuing a forced interrupt (times double when clock = 1 MHz). Loading a new command sooner than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-instruction and generates INTRQ when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.).

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition ($^{1}1 = 1$) and the Every Index Pulse ($^{1}2 = 1$) are both set, the resultant command would be HEX "DA". The "OR" function is performed so that either a READY TO NOT- READY or the next Index Pulse will cause an interrupt condition.

^{**}Missing clock transition between bits 3 & 4





STATUS REGISTER

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRQ line.

The format of the Status Register is shown below:

(BITS)							
7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	SO

Status varies according to the type of command executed as shown in Table 4.

Because of internal sync cycles, certain time delays must be observed when operating under programmed I/O. They are: (times double when clock = 1 MHz)

		Delay Reg'd.		
Operation	Next Operation	FM	MFM	
Write to Command Reg.	Read Busy Bit (Status Bit 0)	12 µs	l 6μs	
Write to Command Reg.	Read Status Bits 1-7	28 µs	1 14 μs	
Write Any Register	Read From Diff. Register	0	0	

IBM 3740 FORMAT - 128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

	NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
	40	FF (or 00)1
	6	00
	1	FC (Index Mark)
	<u>26</u>	FF (or 00)1
	6	00
	1	FE (ID Address Mark)
1	1	Track Number
	1	Side Number (00 or 01)
	1	Sector Number (1 thru 1A)
1	1	00 (Sector Length)
	j 1	F7 (2 CRC's written)
-	11	FF (or 00) ¹
	6	00
	1	FB (Data Address Mark)
	128	Data (IBM uses E5)
	1 F7 (2 CRC's written)	
	27	FF (or 00) ¹
	247**	FF (or 00) ¹

- *Write bracketed field 26 times
- **Continue writing until FD179X interrupts out. Approx. 247 bytes.
- 1-Optional '00' on 1795/7 only.


IBM SYSTEM 34 FORMAT-256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must

issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
80	4E
12	00
3	F6 (Writes C2)
1	FC (Index Mark)
* 50	4E
12	00
3	F5 (Writes A1)
1 1	FE (ID Address Mark)
1	Track Number (0 thru 4C)
1	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01 (Sector Length)
1	F7 (2 CRCs written)
22	4E
12	00
3	F5 (Writes A1)
1	FB (Data Address Mark)
256	DATA
1 1	F7 (2 CRCs written)
54	4E
598**	4E

- *Write bracketed field 26 times
- **Continue writing until FD179X interrupts out. Approx. 598 bytes.



IBM TRACK FORMAT

1. NON-IBM FORMATS

Variations in the IBM formats are possible to a limited extent if the following requirements are met:


- 1) Sector size must be 128, 256, 512 of 1024 bytes.
- 2) Gap 2 cannot be varied from the IBM format.
- 3) 3 bytes of A1 must be used in MFM.

In addition, the Index Address Mark is not required for operation by the FD179X. Gap 1, 3, and 4 lengths can be as short as 2 bytes for FD179X operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the IBM format be used for highest system reliability.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
	6 bytes 00	12 bytes 00 3 bytes A1
Gap III**	10 bytes FF 4 bytes 00	24 bytes 4E 8 bytes 00 3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

^{*}Byte counts must be exact.

^{**}Byte counts are minimum, except exactly 3 bytes of A1 must be written.



READ ENABLE TIMING

TIMING CHARACTERISTICS


 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = + 12V \pm .6V$, $V_{SS} = 0V$, $V_{CC} = +5V \pm .25V$


READ ENABLE TIMING (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to RE	50			nsec	
THLD	Hold ADDR & CS from RE	10			nsec	
TRE	RE Pulse Width	400			nsec	$C_L = 50.pf$
TORR	DRQ Reset from RE		400	500	nsec	
TIRR	INTRQ Reset from RE		500	3000	nsec	See Note 5
TDACC	Data Access from RE				nsec	$C_L = 50 pf$
TDOH	Data Hold From RE	50		150	nsec	$C_L = 50 \text{ pf}$

WRITE ENABLE TIMING (See Note 6, Page 21)

	, , , , , , , , , , , , , , , , , , , ,					
SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to WE	50			nsec	
THLD	Hold ADDR & CS from WE	10			nsec	
TWE	WE Pulse Width	350			nsec	
TDRR	DRQ Reset from WE		400	500	nsec	
TIRR	INTRQ Reset from WE		500	3000	nsec	See Note 5
TDS	Data Setup to WE	250			nsec	
TDH	Data Hold from WE	70	ŀ		nsec	





INPUT DATA TIMING


WRITE ENABLE TIMING

INPUT DATA TIMING:

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw	Raw Read Pulse Width	100	200		nsec	See Note 1
tbc	Raw Read Cycle Time	1500	2000		nsec	1800 ns @ 70°C
Тс	RCLK Cycle Time	1500	2000		nsec	1800 ns @ 70°C
Txı	RCLK hold to Raw Read	40			nsec	See Note 1
Tx2	Raw Read hold to RCLK	40			nsec	See Note 1

WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz) (See Note 6, Page 21)


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twp	Write Data Pulse Width	450	500	550	nsec	FM
	•	150	200	250	nsec	MFM
Twg	Write Gate to Write Data	i	2		μsec	FM
		l	1		μsec	MFM
Tbc	Write data cycle Time		2,3, or 4		μsec	±CLK Error
Ts	Early (Late) to Write Data	125			nsec	MFM
Th	Early (Late) From	125			nsec	MFM
	Write Data					
Twf	Write Gate off from WD	1	2		μsec	FM
			1		μsec	MFM
Twdl	WD Valid to Clk	100			nsec	CLK=1 MHZ
		50			nsec	CLK=2 MHZ
Twd2	WD Valid after CLK	100			nsec	CLK=1 MHZ
		30			nsec	CLK=2 MHZ
			1			



WRITE DATA TIMING

MISCELLANEOUS TIMING: (Times Double When Clock = 1 MHz) (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD1 TCD2 TSTP TDIR TMR TIP TWF	Clock Duty (low) Clock Duty (high) Step Pulse Output Dir Setup to Step Master Reset Pulse Width Index Pulse Width Write Fault Pulse Width	230 200 2 or 4 50 10	250 250 12	20000 20000	nsec nsec µsec µsec µsec µsec µsec	See Note 5 ± CLK ERROR See Note 5



MISCELLANEOUS TIMING

FROM STEP RATE TABLE

NOTES:

- Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
- 2. A PPL Data Separator is recommended for 8" MFM.
- 3. tbc should be 2 μ s, nominal in MFM and 4 μ s nominal in FM. Times double when CLK = 1 MHz.
- 4. RCLK may be high or low during RAW READ (Polarity is unimportant).
- 5. Times double when clock = 1 MHz.
- 6. Output timing readings are at $V_{OL} = 0.8v$ and $V_{OH} = 2.0v$

Table 4. STATUS REGISTER SUMMARY

віт	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX PULSE	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

STATUS FOR TYPE I COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the $\overline{\text{IP}}$ input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

STATUS FOR TYPE II AND III COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

V_{DD} with repect to Vss (ground): +15 to -0.3V

Voltage to any input with respect to $V_{ss} = + 15$ to -0.3V

 $I\infty = 60 \text{ MA} (35 \text{ MA nominal})$

IDD = 15 MA (10 MA nominal)

Dissipation = 0.6 W

 C_{IN} & $C_{\text{OUT}} = 15 \, \text{pF}$ max with all pins grounded except

one under test.

Operating temperature = 0°C to 70°C

Storage temperature = -55°C to +125°C


OPERATING CHARACTERISTICS (DC)

TA = 0°C to 70°C, $V_{DD} = + 12V \pm .6V$, $V_{SS} = 0V$, $V_{CC} = + 5V \pm .25V$

SYMBOL	CHARACTERISTIC	MłN.	MAX.	UNITS	CONDITIONS
I _{IL}	Input Leakage		10	μА	VIN = VDD**
lol	Output Leakage		10	μΑ	$V_{OUT} = V_{DD}$
VIH	Input High Voltage	2.6	1	l v	
VIL	Input Low Voltage		0.8	v	
Vон	Output High Voltage	2.8	}	v	$I_0 = -100 \mu A$
Vol	Output Low Voltage		0.45	1 v 1	$lo = 1.6 \text{mA}^*$
PD	Power Dissipation		0.6	l w	

^{*1792} and 1794 |0| = 1.0 mA

^{**}Leakage conditions are for input pins without internal pull-up resistors.



FD179XA-02 CERAMIC PACKAGE

FD179XB-02 PLASTIC PACKAGE

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at anytime without notice.

WESTERN DIGITAL

WD1691 FLOPPY SUPPORT LOGIC (F.S.L.)


FEATURES

- Direct interface to the FD179X
- Eliminates external FDC Logic
- Data Separation/RCLK GENERATION
- Write Precompensation Signals
- VFOE/WF Demultiplexing
- Programmable Density
- 8" or 5.25" Drive Compatible
- · All inputs and outputs TTL Compatible
- Single +5V Supply

GENERAL DESCRIPTION

The WD1691 F.S.L. has been designed to minimize the external logic required to interface the 179X Family of Floppy Disk Controllers to a drive. With the use of an external VCO, the WD 1691 will generate the RCLK signal for the WD179X, while providing an adjustment pulse (PUMP) to control the VCO frequency. VFOE/WF de-multiplexing is also accomplished and Write Precompensation signals have been included to interface directly with the WD2143 Clock Generator.

The WD1691 is implemented in N-MOS silicon gate technology and is available in a plastic or ceramic 20 pin dual-in-line package.



PIN	NAME	SYMBOL	FUNCTION
1	WRITE DATA INPUT	WDIN	Ties directly to the FD179X WD pin.
2, 3, 4, 19	PHASE 2, 3, 1, 4	व्य व्य व्य व्य	4 Phase inputs to generate a desired Write Precompensation delay. These signals tie directly to the WD2143 Clock Generator.
5	STROBE	STB	Strobe output from the 1691. Strobe will latch at a high level on the leading edge of WDIN and reset to a low level on the leading edge of 04.
6	WRITE DATA OUTPUT	WDOUT	Serial, pre-compensated Write data stream to be sent to the disk drive's WD line.
7	WRITE GATE	WG	Ties directly to the FD179X WG pin.
8	VFO ENABLE/ WRITE FAULT	VFOE/WF	Ties directly to the FD179X VFOE/WF pin.
9	TRACK 43	TG43	Ties directly to the FD179X TG43 pin, If Write Precompensation is required on TRACKS 44-76.
10	V _{ss}	V,,,	Ground
11	READ DATA	RDD	Composite clock and data stream input from the drive.
12	READ CLOCK	RCLK	RCLK signal generated by the WD1691, to be tied to the FD179X RCLK pin.
13	PUMP UP	PU	Tri-state output that will be forced high when the WD1691 requires an increase in VCO frequency.
14	PUMP DOWN	PO	Tri-state output that will be forced low when the WD1691 required a decrease in VCO frequency.
15	Double Density Enable	DDEN	Double Density Select input. When Inactive (High), the VCO frequency is internally divided by two.
16	Voltage Controlled Oscillator	vco	A nominal 4.0MHz (8" drive) or 2.0MHz (5.25" drive) master clock input.
17, 18	EARLY LATE	EARLY LATE	EARLY and LATE signals from the FD179X, used to determine Write Precompensation.
20	V _{cc}	V_{cc}	+ 5V ± 10% power supply

DEVICE DESCRIPTION

The WD1691 is divided into two sections:

- 1) Data Recovery Circuit
- 2) Write precompensation Circuit

The Data Separator or Recovery Circuit has four inputs: DDEN, VCO, RDD, and VFOE/WF; and three outputs: PU, PD and RCLK. The VFOE/WF input is used in conjunction with the Write Gate signal to enable the Data recovery circuit. When Write Gate is high, a write operation is taking place, and the data recovery circuits are disabled, regardless of the state on any other inputs.

When VFOE/WF and WRITE GATE are low, the data recovery circuit is enabled. When the RDD line goes Active Low, the PU or PD signals will become active. If the RDD line has made its transition in the beginning of the RCLK window, PU will go from a HI-Z state to a Logic I, requesting an increase in VCO frequency. If the RDD line has made its transition at the end of the RCLK window, PU will remain in a HI-Z state while PD will go to a logic zero, requesting a decrease in VCO frequency. When the leading edge of RDD occurs in the center of the RCLK window, both PU and PD will remain tri-stated, indicating that no adjustment of the VCO frequency is needed. The RCLK signal is a divide-by-16 (DDEN=1) or a divide-by-8 (DDEN=0) of the VCO frequency.

WG	VFOE/WF	RDD	PU+PD
1 0 0	X 1 0	X X 1 0	HI-Z HI-Z HI-Z Enable

The Write Precompensation circuit has been designed to be used with the WD2143-01 clock generator. When the WD1691 is operated in a "single density only" mode, write precompensation as well as the WD2143-01 is not needed. In this case, 01, 02, 03, 04, and STB should be tied together, DDEN left open, and TG43 tied to ground.

In the double-density mode (DDEN=0), the signals Early and Late are used to select a phase input ($\overline{\phi}1-\overline{\phi}4$) on the leading edge of WDIN. The STB line is latched high when this occurs, causing the WD2143-01 to start its pulse generation. $\overline{\phi}2$ is used as the write data pulse on nominal (Early=Late= $\overline{\phi}$), $\overline{\phi}2$ is used for early, and $\overline{\phi}3$ is used for late. The leading edge of $\overline{\phi}4$ resets the STB line in anticipation of the next write data pulse. When TG43=0 or DDEN=1, Precompensation is disabled and any transitions on the WDIN line will appear on the WDout line. If write precompensation is desired on all tracks, leave TG43 open (an internal pull-up will force a Logic I) while \overline{DDEN} =0.

The signals, DDEN, TG43, and RDD have internal pullup resistors and may be left open if a logic I is desired on any of these lines. The minimum Voh level on PU is specified at 2.4V, sourcing 200ua. During PUMP UP time, this output will "drift" from a tri-state to .4V minimum. By tying PU and PD together, a PUMP signal is created that will be forced low for a decrease in VCO frequency and forced high for an increase in VCO frequency. To speed up rise times and stabilize the output voltage, a resistor divider can be used to set the tristate level to approximately 1.4V. This yields a worst case swing of \pm 1V; acceptable for most VCO chips with a linear voltage-to-frequency characteristic.

Both PU and PD signals are affected by the width of the RAW READ (RDD) pulse. The wider the RAW READ pulse, the longer the PU or PD signal (depending upon the phase relationship to RCLK) will remain active. If the RAW READ pulse exceeds 250ns. (VCO = 4MHz, DDEN = 0) or 500ns. (VCO = 4MHz, DDEN = 1), then both a PU and PD will occur in the same window. This is undesirable and reduces the accuracy of the external integrator or low-pass filter to convert the PUMP signals into a slow moving D.C. correction voltage.

Eventually, the PUMP signals will have corrected the VCO input to exactly the same frequency multiple as the RAW READ signal. The leading edge of the RAW READ pulse will then occur in the exact center of the RCLK window, and ideal condition for the FD179X internal recovery circuits.

- SPECIFICATIONS -

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature under Bias —25° to 70°C

Voltage on any pin with respect
to Ground (vss) —0.2 to +7V

Power Dissipation 1W

Storage Temp.—Ceramic—65°C to +150°C Plastic—55°C to +125°C

DC ELECTRICAL CHARACTERISTICS

 $T_A = 0$ to 70°C; $V_{cc} = 5.0V \pm 10\%$; $V_{ss} = OV$


NOTE: Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical characteristics.


SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.2		+0.8	V	
VIH	Input High Voltage	2.0			V	
Vol	Output Low Voltage			0.45	V	loc=3.2MA
Von	High Level Output Voltage	2.4			٧	$l_{OH} = -200 \mu a$
Vcc	Supply Voltage	4.5	5.0	5.5	v	
lcc	Supply Current	1	40	100	MA	All outputs open


AC ELECTRICAL CHARACTERISTCS


 T_A = 0° to 70°C; V_{cc} = 5V± 10%; Vss = OV

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
FIN	VCO Input Frequency	.5	4	6	MHz	DDEN=0
		.5	2	6	MHz	DDEN=1
R _{pw}	RDD Pulse Width	100	200		ns.	
W _{el}	EARLY (LATE) to WDIN	100			ns.	
Pon	PUMP UP/DN Time	0		250	ns.	
W _{pi}	WDIN to WDOUT			80	ns.	DDEN=1
INR	Internal Pull-up Resistor	4.0	6.5	10	ΚΩ	










TYPICAL APPLICATIONS

Figure 1 illustrates the 1691 to FD1771-01 floppy disk controller. The RCLK signal is used to gate the RAW data pulses which are inverted by the 74LS04 inverter. Since RCLK will be high during data and low during clock a 74LS08 is used to switch the proper clock or data pulse to the FD1771.

Shown in Figure 2 is a Phase-Lock Loop data separator and the support logic for a single and double-density 8" drive. The raw data (Both clock and data bits) are fed to the WD1691 and FD179X. The WD1691 outputs its PU or PD signal, which is integrated by the .33uf capacitor and 33ohm resistor to form a control voltage for the 74S124 VCO device. The 4.0MHZ nominal output of the VCO then feeds back to the WD1691 completing the loop. The WD2143-01 is also used, providing write precompensation when in double-density, from tracks 44-77. The DDEN line can either be controlled by a toggle switch or a logic level from the host system.

To adjust write precompensation, issue a command to the FD179X so that write data pulses are present. This can be done with a 'WRITE TRACK' command and the IP line open, or a continuous 'WRITE SECTOR' operation. With a scope on pin 4 of the WD1691, adjust the precomp pot for the desired value. This will range from 100 to 300 ns typically. The pulse width set on pin 4 (\$1\$) will be the desired precomp delay from nominal.

The data separator must be adjusted with the RDD or VFOE/WF line at a Logic I. Adjust the bias voltage potentiometer for 1.4V on pin 2 of the 74S124. Then adjust the range control to yield 4.0MHZ on pin 7 of the 74S124.





SUBSTITUTING VCO's

There are other VCO circuits available that may be substituted for the 74S124. The specifications required are:

- 1) The VCO must free run at 4.0MHz with a 1.4V control signal. The WD1691 will force this voltage 1 Volt in either direction (i.e., .4V = decrease frequency, 2.4V = increase frequency). If a ± 15% capture range is desired, then a 1 Volt change on the VCO input should change the frequency by 15%. Capture range should be limited to about ± 25%, to prevent the VCO from breaking into oscillation and/or losing lock because of noise spikes (causing abnormally quick adjustments of the VCO frequency). Jitter in the VCO output frequency may further be reduced by increasing the integration capacitor/resistor, but this will also decrease the final capture range and lock-up time.
- 2) The sink output current of the WD1691 is 3.2ma minimum. The source output current is -200ua. Therefore, source current is the limiting factor. Insure that the input circuitry of the VCO does not require source current in excess of -200ua.

Another alternative is to use a voltage follower/level shifter circuit to match the input requirements of the VCO chosen. A more complex filter can be used to convert the PUMP UP/PUMP DOWN pulses to the varying DC voltage signal required by the VCO, achieving an optimum condition between lock-up time and high frequency rejection.





This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

WESTERN DIGITAL

WD2143-03 Four Phase Clock Generator

FEATURES

- IMPROVED VERSION OF WD2143-01
- TRUE AND INVERTED OUTPUTS
- SINGLE 5 VOLT SUPPLY
- TTL COMPATABLE
- ON CHIP OSCILLATOR
- TTL CLOCK INPUTS
- TTL CLOCK OUTPUT
- PROGRAMMABLE PULSE WIDTHS
- PROGRAMMABLE PHASE WIDTHS
- NO EXTERNAL CAPACITOR

GENERAL DESCRIPTION

The WD2143-03 Four-Phase Clock Generator is a MOS/LSI device capable of generating four phase clocks. The output pulse widths are controlled by tying an external resistor to the proper control inputs. All pulse widths may be set to the same width by tying the ϕPW line through an external resistor. Each pulse width can also be individually programmed by tying a resistor through the appropriate $\phi 1PW-\phi 4PW$ control inputs.




Figure 1 WD2143-03 PIN CONNECTIONS AND BLOCK DIAGRAM

DEVICE OPERATION

Each of the phase outputs can be controlled individually by typing an external resistor from $\phi1PW$ - $\phi4PW$ to a +5V supply. When it is desired to have $\phi1$ through $\phi4$ outputs the same width, the $\phi1PW$ - $\phi4PW$ inputs should be left open and an external resistor tied from the ϕPW (Pin 17) input to +12V.

STROBE IN (pin 11) is driven by a TTL square wave with STROBE OUT (pin 10) left open. Each of the four phase outputs provide both true and inverted signals, capable of driving 1 TTL load each.

PIN NUMBER	SYMBOL	DESCRIPTION
1, 3, 5, 7	$\overline{\phi}$ 1 $-\overline{\phi}$ 4	Four phase clock outputs. These outputs are inverted (active low).
2, 4, 6, 8	φ1-φ4	Four Phase clock outputs. These outputs are true (active high).
9	GND	Ground
10	STB OUT	This pin is left unconnected.
11	STB IN	Input signal to initiate four-phase clock outputs.
12	N.C.	No connection
13-16	φ1PW-φ4PW	External resistor inputs to control the individual pulse widths of each output. These pins can be left open if ϕ PW is used.
17	φPW	External resistor input to control all phase outputs to the same pulse widths.
18	V _{cc}	+5V ± 5% power supply input

Table 1 PIN DESCRIPTIONS

TYPICAL APPLICATIONS




Figure 2 WRITE PRECOMP OPERATION WITH F.S.L. WD1691




Figure 3 TTL SQUARE WAVE OPERATION




Figure 4 EQUAL PULSE WIDTH OUTPUTS




Figure 5 INDIVIDUAL PULSE WIDTH OUTPUTS




Figure 6 WRITE PRECOMP FOR FLOPPY DISK




Figure 7 WD2143-03 TIMING DIAGRAM

SPECIFICATIONS

Absolute Maximum Ratings

Operating Temperature 0° to +70° C

Voltage on any pin with

-0.5 to +7V

respect to Ground*

1 Watt

Power Dissipation
Storage Temperature

plastic -55° to +125° C

ceramic -65° to +150°C

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to the DC electrical characteristics specified.

*Pin 17 = -0.5V to +12V. Increasing voltage on Pin 17 will decrease T_{DW} .

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 5\%$, GND = OV, $T_A = 0^{\circ}$ to 70°C.

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
Vol	TTL low level output		0.4	V	I _{OI} = 1.6 ma.
V_{oh}	TTL high level output	2.4		V	I _{Oh} = -100 ua.
Vil	STB in low voltage		0.8	V	
Vih	STB in high voltage	2.4		V	
Icc	Supply Current		80	ma	All outputs open

Table 2 DC ELECTRICAL CHARACTERISTICS


SWITCHING CHARACTERISTICS

 V_{CC} =5V ± 5%, GND = 0V TA = 0° to 70° C


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
T _{cd}	STB IN to OSC out (†)		70	NS	
T _{pd}	STB OUT to ϕ 1		70	NS	
T _{pw}	Pulse Width (any output)	100	300	NS	CL = 30pf
T _{pr}	Rise Time (any output)		30	NS	CL = 30 pf
T _{pf}	Fall Time (any output)		25	NS	CL = 30 pf
TFR	STROBE Frequency		2.5	MHz	combined Tpw = 400 NS.
T _{dpw}	Pulse Width Differential		10	%	100–300 NS.

Table 3 SWITCHING CHARACTERISTICS

NOTE: T_{pw} measured at 50% V_{OH} Point; V_{OL} = 0.8V, V_{OH} = 2.0V.



WD2143L-03 CERAMIC PACKAGE



WD2143M-03 PLASTIC PACKAGE

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patients or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

WESTERN DIGITAL

2445 McCABE WAY, POST OFFICE BOX 2180 IRVINE, CALIFORNIA 92714 (714) 557-3550, TWX 910-595-1139




32,768-BIT DYNAMIC RAM

The MCM6633 is a 32,768 bit, high-speed, dynamic Random-Access Memory. Organized as 32,768 one-bit words and fabricated using HMOS high-performance N-channel silicon-gate technology. This new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.

By multiplexing row- and column-address inputs, the MCM6633 requires only eight address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by CAS allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6633 incorporates a one-transistor cell design and dynamic storage techniques.

- Organized as 32,768 Words of 1 Bit
- Single +5 V Operation
- Fast 150 ns Operation
- Low Power Dissipation 275 mW Maximum (Active) 30 mW Maximum (Standby)
- Three-State Data Output
- Internal Latches for Address and Data Input
- Early-Write Output Capability
- 16K Compatible 128-Cycle, 2 ms Refresh
- RAS-only Refresh Mode
- CAS Controlled Output
- Upward Pin Compatible from the 16K RAM (MCM4116, MCM4516, MCM4517)
- One Half of the 64K RAM MCM6665
- The Operating Half of the MCM6633 is Indicated by Device Marking: MCM66330 Tie A7 CAS (A15) Low "0" MCM66331 Tie A7 CAS (A15) High "1"



MCM6633

MOS

(N-CHANNEL, SILICON-GATE)

32,768-BIT DYNAMIC RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE CASE 690

PIN ASSIGNMENT

N/C °¢		16	þ	٧ss
D t	2	15	þ	CÁS
w	3	14	þ	Q
RAS [4	13	þ	A6
A0 [5	12	þ	А3
A2 🕻	6	11	þ	A4
A1 E	7	10	þ	A5
v _{CC} t	8	9	þ	Α7

*For maximum compatibility with MCM6632 and MCM6664, a V_{CC} trace should go to pin #1.


	PIN NAMES
A0-A7	Address Input
D,	Data In
Q	Data Out
W	Read/Write Input
	Row Address Strobe
CAS	Column Address Strobe
Vcc	Power (+5 V)
V _S S	Ground

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS (Except VCC)	Vin, Vout	-2 to +7	٧
Voltage on VCC Supply Relative to VSS	V _{in} , V _{out}	-1 to +7	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Power Dissipation	PD	1	W
Data Out Current	lout	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.



DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	MCM6633L15/MCM6633L20	Vcc	4.5	5.0	5.5		
	MCM6633L15-5/MCM6633L20-5	VCC	4.75	5.0	5.25	Vdc	1
		VSS	0	0	0		L
Logic 1 Voltage, All Inputs		ViH	2.4		7.0	Vdc	1
Logic 0 Voltage		VIL	2.0	_	8.0	Vdc	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Units	Notes
VCC Power Supply Current (tRC min.)	ICC1	-	50	mA	4
Standby V _{CC} Power Supply Current	ICC2	_	5	mA	5
VCC Power Supply Current During RAS Only Refresh Cycles	ICC3	-	40	mA	_
Input Leakage Current (any input) (0≤Vin≤5.5) (Except Pin 1)	l(L)	_	10	μΑ	_
Output Leakage Current (0≤V _{out} ≤5.5) (CAS at Logic 1)	lo(L)	_	10	μА	
Output Logic 1 Voltage @ Iout = -4 mA	∨он	2.4	_	V	
Output Logic 0 Voltage @ lout = 4 mA	VOL		0.4	٧	_

AC OPERATING CONDITIONS AND CHARACTERISTICS

(See Notes 2, 3, 6, and Figure 1)
(Read, Write, and Read-Modify-Write Cycles)
(Full Operating Voltage and Temperature Range Unless Otherwise Noted)

Parameter	Symbol	MCM	6633-15	MCM	6633-20	Units	Notes
Falanietei	Symbol	Min	Max	Min	Max	Office	NOTES
Random Read or Write Cycle Time	^t RC	300	_	350	_	ns	8, 9
Read Write Cycle Time	1RWC	300		350	-	ns	8, 9
Access Time from Row Address Strobe	tRAC	-	150	-	200	ns	10, 12
Access Time from Column Address Strobe	†CAC	=	75	-	110	ns	11, 12
Output Buffer and Turn-Off Delay	^t OFF	0	30	0	40	ns	17
Row Address Strobe Precharge Time	tRP	120	_	140	-	ns	_
Row Address Strope Pulse Width	tras	150	10000	200	10000	ns	
Column Address Strobe Pulse Width	†CAS	75	10000	110	10000	ns	
Row to Column Strobe Lead Time	¹RCD	30	75	35	90	ns	13
Row Address Setup Time	†ASR	0	-	0	_	ns	_
Row Address Hold Time	tRAH	25	-	30	_	ns	
Column Address Setup Time	†ASC	0	_	0		ns	_
Column Address Hold Time	†CAH	45	_	55		ns	_
Column Address Hold Time Referenced to RAS	tAR	120	-	155	-	ns	-
Transition Time (Rise and Fall)	tт	3	50	3	50	ns	6

AC OPERATING CONDITIONS AND CHARACTERISTICS

(See Notes 2, 3, 6, and Figure 1)

(Read, Write, and Read-Modify-Write Cycles)

(Full Operating Voltage and Temperature Range Unless Otherwise Noted)

P	Symbol	MCM6633-15		MCM6633-20		Unite	Notes
Parameter	Зуппрог	Min	Max	Min	Max	Office	140103
Read Command Setup Time	tacs	0	_	0		ns	_
Read Command Hold time	†RCH	10		10		ns	14
Read Command Hold Time Referenced to RAS	taah	30		35		ns	14
Write Command Hold Time	twch	45	-	55		ns	
Write Command Hold Time Referenced to RAS	¹WCR	120	<u> </u>	155		ns	
Write Command Pulse Width	twp	45	-	55		ns	-
Write Command to Row Strobe Lead Time	1RWL	45	_	55	-	ns	_
Write Command to Column Strobe Lead Time	¹CWL	45	-	55	I	ns	-
Data in Setup Time	tos	0	-	0		ns	15
Data in Hold Time	ПДJ	45	-	55	<u> </u>	ns	15
Data in Hold Time Referenced to RAS	†DHR	120		155	-	ns	-
Column to Row Strobe Precharge Time	tCRP	- 10	-	- 10		ns	_
RAS Hold Time	trsh	75	-	110	_	ns	-
Refresh Period	tresh	_	2.0	_	2.0	ms	
WRITE Command Setup Time	twcs	- 10	-	- 10		ns	16
CAS to WRITE Delay	tcwD	45	_	55	_	ns	16
RAS to WRITE Delay	tRWD	125	-	160	-	ns	16
CAS Hold Time	¹CSH	150	-	200	_	ns	-

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V Periodically Sampled Rather Than 100% Tested)

Parameter		Тур	Max	Units	Notes
Input Capacitance (A0-A7), D	C ₁₁	4	5	pF	7
Input Capacitance HAS, CAS, WRITE	C ₁₂	8	10	pF	7
Output Capacitance (Q) (CAS = VIH to disable output)	Co	5	7	ρF	7


- All voltages referenced to VSS.
- 2. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and VIL.

 An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles before proper device operation guaranteed.
- 4. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open
- 5. Output is disabled (open-circuit) and RAS and CAS are both at a logic 1.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner. 6.
- 7. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = \frac{I\Delta_t}{\Delta V}$
- 8. The specifications for tgc (min), and tgwc (min) are used only to indicate cycle time at which proper operation over the full temperature range $10^{\circ}\text{C} \leq T_{\text{A}} \leq 70^{\circ}\text{C}$ 1 is assured. AC measurements assume $t_{\text{T}} = 5.0$ ns.
- 10. Assumes that tRCD≤tRCD (max)
- Assumes that tRCD≥tRCD (max).
- Measured with a current load equivalent to 2 TTL loads (+200 µA, -4 mA) and 100 pF (V_{OH} = 2.0 V, V_{OL} = -0.8 V)
 Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if taco is greater than the specified taco (max) limit, then access time is controlled exclusively by todo.

 14. Either tach or tach must be satisfied for a read cycle.

 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-
- modify-write cycles.
- 16. tWCS, tCWD, and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristates only: If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD}≥t_{CWD} (min) and t_{RWD}≥t_{RWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at
- 17. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

PIN ASSIGNMENT COMPARISON




PIN VARIATIONS

Pin Number	MCM4116	MCM4516	MCM4517	MCM6632	MCM6663	MCM6664	MCM6665
. 1	VBB(-5 V)	REFRESH	N/C	REFRESH	N/C	REFRESH	N/C
8	V _{DD} (+ 12 V)	Vcc	VCC	Vcc	Vcc	Vcc	Vcc
9	V _{CC} (+5 V)	N/C	N/C	A7	A7	A7	A7


ORDERING INSTRUCTIONS

PART NUMBER	DESCRIPTION	SPEED	MARKING*
MCM6633L15		150	66330L15/66331L15
MCM 66330L15	32K RAM	150	66330L15
MCM66331L15	Sidebraze	150	66331L15
MCM6633L20	Package	200	66330L20/66331L20
MCM66330L20	"L"	200	66330L20
MCM66331L20		200	66331L20


^{*}MCM66330L20 = Tie A7 CAS (A15) Low "0" MCM66331L20 = Tie A7 CAS (A15) High "1"



RAS-ONLY REFRESH CYCLE (Data-in and Write are Don't Care, CAS is HIGH)



READ-WRITE/READ-MODIFY-WRITE CYCLE



MCM0005 BIT ADDRESS MAP

		Row Address A7 A6 A5 A4 A3 A2 A1 A0 Column Address A7 A6 A5 A4 A3 A2 A1 A0				Column Addresses								
		R	ow		Hex	Dec	Α7	A6	A3	A4	A5	A2	A0	A1
					FE FF FC FD	264 255 252 253	1 1 1	1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1	1 0 0	0 1 0
					FA FB F8 F9	250 251 248 249	1 1 1	1 1 1	1	1 1	1 1 1 1	0 0 0	0	0 1 0 1
					82	130	1	0	0	0	0	0	1	0
	dresses				83 8D 81	131 128 129	1	0 0 0	0 0 0	0	0	0	0 0	0
	Column Addresses				7F 7E 7D	127 126 125	0 0 0	1 1	1 1 1	1 1 1	i 1 1	1 1 1	† † 0	1 0 1
	8					:								
						•								
	01FF 01FF			0110										
	00FF 00FF			0100 01000 00000	04 03 02 01 00	4 3 2 1 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 1 1 0 0	0 1 0 1 0
	분		7 1	58888888 5888888			-	-	-		•	-	-	-
Row Addresses	% % % % % % % % % % % % % % % % % % %		127	• 8 6 7 6 4 7 R - 1	0									
A	₹ ∘-		0 -	0000	0									
ğ	₹			0000	0									
	<u> </u>			0000	0									
	A			-0000000	0									
	\$			00000000	5									
	a			00000000	0									
	8			00000000	9									
Pin 16	8		00	0000000	0									

Data Stored = Din • A0X • A1Y

Column Address A1	Row Address A0	Data Stored
0	0	Inverted
0	1	True
1	0	True
1	1	Inverted