


contents

theory of operation schematic diagram assembly procedure address selection chart






251/0 BOARD

MITS MANUAL WAS UNCLEAR IN IT'S
NOTE TO JUMPER DCD & CTS TO
GND. THESE SIGNALS MUST BE JUMPERED TO
+ SV At THE INTERFACE CONNECTOR BECAUSE
IT GETS INVERTED BEFORE IT GETS TO THE
6850 AS.

"SINP" WAS NOT GETTING INTO THE 2 SIPO FOUND I.C. "S" WAS BAD. BS.



88-2SIO

PARTS LIST

JANUARY, 1976


·					
Bag	_1_		Bag	5	
1	6850	101098	1	16 Pin Socket	102103
1	74 L 00	101080	1	24 Pin Socket	102105
1	74L02	101072	1	Female Connector	
3	7404	101022	_	09-50-7101	101768
4	74 L 04	101073	10	Terminal 08-50-106	101769
1	74 1.3 0	101082	1	Right Angle Male	
1	7473	101027		Connector 09-66-1101	101812
1	7805	101074	1	25 DBP (male)	102111
1	93L34	101077	1	25 DBS (female)	102112
3.	8T97	101040	1	cover (plastic)	101739
1	1488	101112	1	Crystal 2.4576 MHZ	101741
1	1489	101113	1	Connector -100 pin	101864
1	34702	101099	2	Card Guides	101714
Bag 2 10 6 6 4 1	2 100 ohm ½w 220 ohm ½w 470 ohm ½w 1.5kohm ½w 1.0M ohm ½w	101925 101927 101946 101929	Bag 3 1 1 1 1 1	#6-32 x ½" Screw #6-32 Hex Nut #6 Lock Washer Heat Sink (large) 20" 12 Conductor Cable 36" 26 ga. white	100918 100933 100942 101870 103058 103060
Bag	3				
		B	MISC	<u>:</u>	
2	56pf 20v	100317			
6	1mf 10v	100306		Manua 1	101524
3	33mf 16v	100326	1	2SIO PC BD	100180
15	.lmf 10v	100348			
Bag	4				
2	IN4742 Z	100722			
4	EN2907	102804			
14	IN914	100705			

NOTICE!!

The following refers to the operation of the 88-2SIO Roard:

- 1. If the Data Carrier Detect and Clear to Send inputs are not connected, they must be jumpered to Ground.
- When using the 2-SIO Board to connect a device that is to be used for loading MITS software, start the bootstrap loader before starting the loading device (paper tape reader, etc.).

1



88-2 SERIAL INPUT/OUTPUT BOARD OPERATION

The 88-2SIO board is designed around an ACIA (an asynchronous communications interface adaptor). The ACIA (6850 ICs D and E) contains both the control register and the status register, so that most options are software selectable. The only two options under hardware control are the address select and the baud-rate select. Baud-rate select can also be altered under software control. Each board contains up to two ACIAs or "ports".

BACKGROUND THEORY

NOTE: See block diagram on page 3.

The ALTAIR 8800 allows for up to 256 addresses reserved for Input/Output devices. The "IN" and "OUT" instructions to the central processing unit (CPU) distinguish I/O addresses from memory addresses, thus enabling the CPU to maintain full memory capability during I/O operations.


"IN" and "OUT" instructions work as follows: Each instruction contains two bytes and requires three machine cycles to execute. During machine cycles 1 and 2 (M1, M2) bytes 1 and 2 of the instruction are fetched from memory by the CPU. Byte 1 is the instruction code ("IN" = 333, "OUT" = 323), and byte 2 is the device address (0-377).

During machine cycle 3 (M3), data is transferred as follows: During the first clock period (T1) of M3, the I/O device address (byte 2 of the instruction) is placed on the "address" buss. Only 8 bits are used for I/O device addresses so that the address appears on both the lower lines (A0-A7) and the upper lines (A8-A15). The status signals of T2 distinguish device address operations from memory operations. During T2, the status information is latched and sent to the system buss. The status signal for the "IN" instruction is "SINP" and the status signal for the "OUT" instruction is "SOUT". Except for the I/O status signal, T3 of M3 appears identical to a memory operation.


Data is strobed into the accumulator with PDBIN for "IN" operations. The accumulator is placed on the data buss and strobed out with $\overline{\text{PWR}}$ for "OUT" operations. The device and interface are responsible for assuring that data is on the buss when the CPU requires it and that the device receives data during $\overline{\text{PWR}}$ in an "OUT" operation.

TIMING DIAGRAMS 88-2SIO Board

INPUT INSTRUCTION



OUTPUT INSTRUCTION



ADDRESS SELECTION

The 88-2SIO board provides six address lines that enable address selection. These six lines provide 64 possible addresses which are selected in increments of four. The four addresses are the data transfer and control/status channels of Port O and Port 1. To illustrate, the first board includes addresses 0-3, the second 4-7, etc. up to addresses 252-255. Note that address 255 is the front panel sense switch and should not be used.

The address selection chart on pages 21 and 22 of the Assembly Manual shows the correct strapping for any desired address. The jumpers represent address lines A2-A7. Address lines A0 and A1 cause register selection and port selection respectively. These two address lines are software controlled and select registers and ports according to the following chart. This example shows selection for address 0.

ADDI	ADDRESS		DDRESS PORT #		OUTPUT FUNCTION	INPUT FUNCTION
AO	A1					
0	0	1	Control Register	Status Register		
1	0	1	Output Data	Input Data		
0	1	2	Control Register	Status Register		
1	1	2	Output Data	Input Data		

If, for example, address 68 is selected via the jumpers, the four addresses for the board are as follows:

Address	Function				
68	lst Port, Control/Status				
69	lst Port, Data In/Out				
70	2nd Port, Control/Status				
71	2nd Port, Data In/Out				

If "OUT, 70" or 323 Byte 1 106 Byte 2 (octal 106 = 70 decimal)

were executed, the accumulator would be written into the control register of the second port on the 2SIO board, which is strapped at location 68.

SOFTWARE OPTIONS

Each port has an 8-bit control register that allows port configuration under software control. Each bit is defined below.

	7	6	5	4	4 3 2		7	0
	In Interrupt	0u Inter	-	Tra	nsmis: Bits	sion		Divide Reset
NOTE: Data bit low = 0 Data bit high = 1								

The first two data bits, 0 and 1, control the internal clock divide circuit and the master reset according to the following chart:

BIT 1	BIT O	FUNCTION
0	0	÷ Clock by 1
0	1	÷ Clock by 16
1	0	÷ Clock by 64
1	1	Master Reset

Normal operations output bits 0 and 1 as equal to "1", and reset the ACIA. Next, bits 0 and 1 are output as equal to 1 and 0 respectively, since the normal incoming clock frequency is 16 times the baud rate. (i. e. When any one of the eight baud rates that appear on the silk-screened board is desired, the \pm 16 mode should be used.)

In order to select any one of the five additional baud rates, use the \div 64 mode (data bits 0 and 1 are equal to 0 and 1 respectively). Next, select the associated baud rate from the following chart:

DESIRED BAUD RATE	SELECTED BAUD RATE
27.5	110
37.5	150
75.0	300
450	1800
600	2400

Note that the selected baud rate is four times greater than the desired baud rate, since the incoming frequency is 16 times the baud rate and is divided by 64 in the ACIA (64 \pm 16 or 4).

The next three bits of the control register determine word length, parity, and number of stop bits. Consult your I/O device manual for the configuration required. Then, set the bits according to the following table.

	DATA BIT	•	FUNCTION			
4	3	2	# of Data Bits	# of Stop Bits	Parity	
0	0	0	7	2	Even	
0	0	1	7	2	Odd	
0	1	0	7	1	Even	
0	1	1	7	1	Odd	
1	0	0	8	2	None	
1	0	1	8	1	None	
1	1	0	8	. 1	Even	
1	1	ו	8	1	0dd	

DATA BIT			FUNCTION	
7	6	5		
Х	0	0	$\overline{ ext{RTS}}$ = low, transmitting interrupt disabled.	
х	0	1	$\overline{ t RTS}$ = low, transmitting interrrupt enabled.	
х	1	0	$\overline{ t RTS}$ = high, transmitting interrupt disabled.	
X	1	1	RTS = high, transmits a break level on the transmit data output, Transmit interrupt disabled.	
0	х	x	Receive interrupt disabled.	
1	Х	х	Receive interrupt enabled.	

The following table shows the initialization for a Teletype with 8 data bits, 2 stop bits and no parity. Both receive and transmit interrupts are enabled. This example illustrates the initialization when I/O address = 0.

OCTAL CODE	FUNCTION
076	
003	
323	Reset port
000	
076 —	Set up for
261	8 data bits, ÷ 16 mode, RTS = low,
323 000	transmit and receive interrupts enabled.

STATUS REGISTER

Information on the status of the port is available by reading the ACIA Status Register. Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the port.

Receive Data Register Full (RDRF), Bit 0 - Receive Data Register Full indicates that received data has been transferred to the Receive Data Register.

RDRF is cleared after a read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current.

Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1 - The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (\overline{DCD}), Bit 2 - The Data Carrier Detect bit will be high when the \overline{DCD} /input from a modem has gone high to indicate that a carrier is not present. This bit going high causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains high after the \overline{DCD} input is returned low until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the \overline{DCD} input remains high after read status and read data or master reset have occurred, the \overline{DCD} status bit remains high and will follow the \overline{DCD} input.

 $\frac{\hbox{Clear-to-Send}}{\hbox{Clear-to-Send}} \ (\overline{\hbox{CTS}}), \ \hbox{Bit 3 - The } \ \overline{\hbox{Clear-to-Send}} \ \hbox{bit indicates the state} \ \underline{\hbox{of the }} \ \overline{\hbox{Clear-to-Send}} \ \hbox{input from a modem}. \ A low \ \overline{\hbox{CTS}} \ \hbox{indicates that there is a} \ \overline{\hbox{Clear-to-Send}} \ .$ to-Send from the modem. <u>In the high state</u>, the Transmit Data Register Empty bit is inhibited and the <u>Clear-to-Send</u> status bit will be high. Master reset does not affect the <u>Clear-to-Send</u> Status bit.

Framing Error (FE), Bit 4 - Framing error indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5 - Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register. Overrun is also reset by the Master Reset.

Parity Error (PE), Bit 6 - The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7 - The IRQ bit indicates the state of the $\overline{\text{IRO}}$ output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the $\overline{\mbox{IRQ}}$ output is low, the IRQ bit will be high to indicate the interrupt or service request status.

* The material included under the heading "Status Register" is Copyright 1975 by Motorola, Inc., Semi-conductor Products Division.

SPECIAL NOTE: MITS software assumes that the 2-SIO board is addressed at location 20 when used to interface the loading device (tape reader, etc.) A new bootstrap loader labeled "2SIO (for versions 3.2 and later only)" is located in the back of the software manuals. Octal address 005 of the 2SIO boot will initialize the 2SIO port for your particular device. The octal codes 021 or 025 correspond to the address 005. Both of these codes set the clock divide to + 16. Interrupts should not be enabled.

> Note that if the 2-SIO boot loader is used, first start the program (push STOP/RUN switch to RUN), then start the reader.

ELECTRONIC THEORY

Selection

Address lines A7-A2 are inverted/buffered through ICs Q and S, then fed to pads A7-A2, IC R and Pin 5 of IC S. The outputs of R and S6 are fed to pads A7-A2. If the incoming address matches the selected address (pads F7-F2), 08 goes low and S8 goes high, thus enabling P1, P9, and P4. If an "IN" or "OUT" instruction is executed, either SINP or SOUT forces P2 high and P3 and $\overline{\text{CS2}}$ of D and E go low, partially enabling the ports. Port and register selection are completed by Address lines A1 and A0, according to the following chart:

A0	Al	PORT NUMBER	REGISTER
0	0	0	Control/Status
1	0	0	Data
0	1	1	Control/Status
1	1	1	Data

Port inputs Rs and CS1 are register select and chip select, respectively.

To read or write a register, the E pulse (ENABLE) must be present. The E pulse is generated each machine cycle by either $\overline{\text{PWR}}$ or PDBIN to insure proper timing.

Write ("OUT" Instruction)

A CPU write to a port forces SOUT high and \overline{PWR} low. SOUT forces $\overline{CS2}$ low (see "Selection", above). P6 is also forced low, thus enabling the tristate data output drivers via Al and Bl (see CPU schematic for logic diagram of the 8T97). R/W is pulled low for a write operation (R/W is Read/Write). \overline{PWR} completes the write by generating an E pulse.

Read ("IN" Instruction)

A CPU read from a port forces SINP and PDBIN high. SINP pulls $\overline{\text{CS2}}$, A15, B15, and C1 low to enable the port and the data input drivers. SINP also clocks flip-flop V to force PRDY low, thereby forcing the CPU into a wait state for 500 nanoseconds.

During this time, the CPU forces PWAIT high, clearing V and pulling PRDY high again. The wait state is generated to allow address setup time for the port and occurs only during an input.

POC, power-on-clear, insures that V will be cleared when power is first applied.

SERIAL I/O INTERFACE OPERATION

1. RS-232

Inputs: The 1489's (ICs I and J) convert the incoming signal to standard TTL levels.

Input voltage, minimum swing = \pm 3 Volts Maximum swing = \pm 30 Volts

Outputs: The 1488 (IC N) converts the TTL levels to a ±9 Volt minimum swing at a current limited output of approximately 10 milliamps.

2. TTL

Outputs: *10 unit loads, logic low = .4 Volts maximum logic high = 2.4 Volts minimum

* 1 unit load = 40 microamps high/1.6 milliamps low

3. TTY

(Refer to page 2 of the Schematic).

Input: (Refer to top circuit)

The transmit distributor contacts are fed to Y2 and Y3. These contacts, which are normally closed, allow current flow through R4 and R5, causing a negative voltage at the anode of diode D3. Thus, D3 will not conduct, and the input of gate K is pulled low by resistor R3 (jumper Y1 to K7 is assumed to be present). The output of gate K, therefore, goes high to provide an off condition or "marking" state to the port. When the contacts open due to data transmission, the anode of diode D3 is pulled to +15 Volts. D3 conducts, and the input to gate K is pulled to approximately 4 Volts via the divider resistors R3 and R4. Capacitor C3 is used for contact debounce. Thus, the output of gate K goes low and represents a transmitted data bit.

Output: (Refer to Transistor Q1 circuit)

The port output line (D5) is normally high, causing a low at the base of Q1. The emitter of Q1 is pulled to approximately 1.2 Volts, through diodes D1 and D5, and thereby forward biases Q1 to cause a current flow through resistor R7, Q1, and the device. This is called the marking state. When a data bit is transmitted, the base of Q1 is pulled high by resistor R6. Q1 then turns off, providing a very high impeadance at the device. This represents a valid data bit.

serial INPUT/OUTPUT board assembly procedure

SOCKET INSTALLATION

The 88-2 Serial Input-Output board (88-2510) may be configured for one or two I/O ports. Each port requires one 24-pin socket. One 16-pin socket for the 4702 IC must also be installed.

The 24-pin socket(s) will be placed in positions D and E, and the 16-pin socket will be placed in position F, as indicated by the component layout on page 4. If your board is to be configured for only one port, install D.

Referring to the parts chart on page 3 and the component layout on page 4, use the following procedure to install each socket.

- Be certain that the socket pins are straight. If any of the pins are bent, <u>CAREFULLY</u> straighten them with the tip of a small screwdriver.
- Set the socket into place, and secure it with a piece of masking tape.
- 3. Turn the board over and solder each pin to the foil pattern of the back of the board. Be sure that EACH pin is soldered, and be careful not to leave any solder bridges.
- 4. Turn the board over again, and remove the masking tape.
- After each socket is installed, check the corresponding socket off of the parts list on page 4.

IC INSTALLATION

There are from 19-21 integrated circuits to be installed on the 88-2SIO board. From two to three of the ICs have been provided with sockets (D, E, F) and must not be installed at this time.

NOTE: The three ICs provided with sockets are extremely static-sensitive. Do not install these ICs (D, E, F) until after the entire board is assembled.

The following ICs should be installed now: A, B, C, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, and V. Note, one 1489 IC, "I", will be installed only if the 88-2510 board is configured for two I/O ports.

To prepare ICs for installation:


Referring to the component layout on page 4, remove the IC with the correct part number from its holder. If there are any bent pins, straighten them with a needle-nose pliers. Ensure that you choose the IC with the correct part number as you install each one.

All ICs are damaged easily and should be handled carefully. Always try to hold the IC by the ends, touching the pins as little as possible.

All ICs must be oriented so that the notched end is toward the end with the arrowhead printed on the 88-2SIO board. Pin 1 of the IC should correspond with the pad marked with the arrowhead. If the IC does not have a notch on one end, refer to the IC Orientation Chart included with your manual for the identification of Pin 1.

Install the ICs according to the following procedure:


 After the IC is correctly oriented, start the pins on one side of the IC into their respective holes on the silk-screened side of the PC board. DO NOT PUSH THE PINS IN ALL THE WAY. If you have difficulty getting the pins into the holes, use the tip of a small screwdriver to guide them.



- 2. Start the pins on the other side of the IC into their holes in the same manner. When all of the pins have been started, set the IC into place by gently rocking it back and forth until it rests as closely as possible to the board. After you are certain that the IC is perfectly straight and as close to the board as possible, tape it in place with a piece of masking tape.
- Turn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder EACH pin, and be careful not to leave any solder bridges.
- Turn the board over again, and remove the piece of masking tape.
- After each IC is installed, check the corresponding IC off of the parts list provided on this page.

SOCKETS AND ICS		
Silk Screen Designation	Part	Number
() A	IC	8T97
() B	IC	8T97
() C	IC	8Т97
() D	24-pin Socket	
() E*	24-pin Socket	
() F	16-pin Socket	
() G	IC	93L34
() I	IC	1489
()J*	IC	1489
() K	IC	7404
() L	IC	7404
() M	IC	7404
() N	IC	1488
()0	IC	74L30
() P	IC	74L00
() Q	IC	74L04
() R	IC	74L04
() s	IC	74L04
() T	IC	74L04
() U	IC	74L02
() V	IC	7473

^{*} Designates parts to be installed only if 88-2SIO is configured for two I/O ports.




RESISTOR INSTALLATION

There are 29 resistors to be installed on the 88-2SIO board.

NOTE: Resistors are color-coded according to their value. The resistors in your kit will have four bands of color. The fourth band in both cases will be gold or silver, indicating the tolerance. In the following instructions, only the three bands of color to one side of the gold or silver band are significant. Be sure to match these three bands of color with those called for in the instructions as you install each resistor.

Referring to the parts chart on page 6 and the component layout on page 7, install each resistor according to the following procedure.

- Match the color bands designated on the parts chart with the resistor position indicated by the component layout.
- 2. Using needle-nose pliers, bend the leads of the resistor at right angles to match their respective holes on the 88-2SIO board.
- Insert the resistor into the correct holes from the silk-screened side of the board. Push the resistor down until it almost touches the foil pattern.




- Holding the resistor in place, turn the board over and bend the leads slightly outward.
- Solder the two leads to the foil pattern on the back side of the board; then clip off any excess lead lengths.
- After making sure that there are no solder bridges, check the resistor off of the parts list.

RESISTORS

- () R1, Brown-Black-Brown, 1/2 W
- () R2, Brown-Black-Brown, 1/2 W
- () R3, Yellow-Purple-Brown, 1/4 or 1/2 W
- () R4, Brown-Green-Red, 1/4 or 1/2 W
- () R5, Red-Red-Brown, 1/4 or 1/2 W
- () R6, Red-Purple-Red, 1/4 or 1/2 W
- () R7, Red-Red-Brown, 1/4 or 1/2 W
- () R8, Yellow-Purple-Brown, 1/4 or 1/2 W
- () R9, Brown-Green-Red, 1/4 or or 1/2 W
- () R10, Red-Red-Brown, 1/4 or 1/2 W
- () R11, Red-Purple-Red, 1/4 or 1/2 W
- () R12, Red-Red-Brown, 1/4 or
- () R13, Yellow-Purple-Brown, 1/4 or 1/2 W
- () R14, Brown-Green-Red, 1/4 or 1/2 W
- () R15, Red-Red-Brown, 1/4 or 1/2 W
- () R16, Red-Purple-Red, 1/4 or 1/2 W

- () R17, Red-Red-Brown, 1/4 or 1/2 W
- () R18, Yellow-Purple-Brown, 1/4 or 1/2 W
- () R19, Brown-Green-Red, 1/4 or 1/2 W
- () R20, Red-Red-Brown, 1/4 or 1/2 W
- () R22, Red-Red-Brown, 1/4 or 1/2 W
- () R23, Yellow-Purple-Brown, 1/4 or 1/2 W
- () R24, Brown-Green-Red, 1/4 or 1/2 W
- () R25, Red-Red-Brown, 1/4 or 1/2 W
- () R26, Yellow-Purple-Brown, 1/4 or 1/2 W.
- () R28, Brown-Black-Blue, 1/4 or 1/2 W
- () R30, Red-Red-Brown, 1/4 or 1/2 W

NOTE: The component layout shows two resistors labeled R21. Resistor R21, located in the bottom right-hand corner of the layout, next to R22, is color-coded Red-Purple-Red and is 1/4 or 1/2 W. Resistor R21, located in the middle right of the layout, next to R30, is color-coded Brown-Green-Red and is 1/4 or 1/2 W.




CAPACITOR INSTALLATION

The 88-2SIO Board requires two 56 pf capacitors (C9, C10), twelve .1 μ f capacitors (labeled SC) and nine electrolytic capacitors of varying values (C1-C8, C11).

Nine of the capacitors are designated electrolytic, because their polarity requirements must be noted before installation.

The polarity markings of each electrolytic capacitor for the 88-2SIO board will appear as one of the following types:

ELECTROLYTIC CAPACITOR



If the marking is the arrow type, a negative sign will appear in the tip of the arrow. Orient the capacitor so that the arrow points to the negative polarity side. If the marking is one of the other two types, orient the capacitor so that the positive signs match the positive polarity side. Polarity is designated on the silk-screened side of the 88-2SIO board.

Referring to the component layout on page 10 and the parts chart on page 9, install each electrolytic capacitor (C1-C8, C11) as follows:


- Referring to the parts chart, choose an electrolytic capacitor with the value that matches the part number.
- Bend the two leads of the capacitor at right angles to match their respective holes on the board. Insert the capacitor into the holes on the silk-screened side of the board. Be sure to orient the capacitor correctly.
- Holding the capacitor in place, turn the board over and bend the two leads slightly outward. Solder the two leads to the foil pattern, and clip off any excess lead lengths.
- After making sure that there are no solder bridges, check each electrolytic capacitor off of the parts list as you install it.

Use the following procedure to install each of the two 56 pf capacitors (C9, C10) and each of the twelve .1 μf capacitors (labeled SC).

- Using needle-nose pliers, straighten the two leads as necessary to fit their respective holes on the 88-2SIO board.
- Insert the capacitor into the correct holes from the silk-screened side of the board. Push the capacitor down until the ceramic insulation almost touches the foil pattern.
- Holding the capacitor in place, turn the board over and bend the two leads slightly outward. Solder the leads to the foil pattern and clip off any excess lead lengths.
- Be sure that there are no solder bridges, and check each capacitor off of the parts list on this page after it is installed.

CAPACITORS

- () Cl, electrolytic, 33 μf.
- () C2, electrolytic, 33 μ f.
- () C3, electrolytic, 1 μf .
- () C4, electrolytic, 1 μf.
- () C5, electrolytic, $l \mu f$.
- () C6, electrolytic, 1 μ f.
- () C7, electrolytic, 1 μf.
- () C8, electrolytic, 1 μf .
- () C9, 56 pf.
- () C10, 56 pf.
- () Cll, electrolytic, 33 μf.
- () SC, .1 μf.
- () SC, .1 μf.
- () SC, .1 µf.
- () SC, .1 μf.
- () SC, $.1 \mu f$.
- () SC, .lμf.
- () SC, $.1 \mu f$.
- () SC, .1 µf.
- () SC, .1 μf.
- () SC, .1 μf. () SC, .1 μf.
- () SC, .1μf.



DIODE INSTALLATION

There are two 12 volt zener diodes and 14 1N914 diodes to be installed on the 88-2SIO board.

NOTE: Diodes are marked with a band to indicate the cathode end. The diode must be oriented so that the banded end corresponds with the band printed on the 88-2SIO board. Failure to orient diodes correctly may result in permanent damage to your unit.

Referring to the parts chart on this page and the component layout on page 12, install each diode according to the following instructions.

- Refer to the diode parts chart to be certain that you choose the diode with the part number that correctly corresponds to its position on the component layout.
- Bend the leads of the diode at right angles to match the correct holes on the board.
- Be certain that the banded end of the diode matches the band on the silk-screened side of the board.




DIODE

Insert the diode into the correct holes from the silk-screened side, of the board. Turn the board over, and bend the leads slightly outward.

 Solder the two leads to the foil pattern on the back side of the board. Clip off any excess lead lengths. Check each diode off of the parts list as it is installed.

DIODES () D1, 12 volt zener () D2, 12 volt zener () D3, 1N914 () D4, 1N914 () D5, 1N914 () D6, 1N914 () D7, 1N914 () D8, 1N914 () D9, 1N914 () D10, 1N914 () D11, 1N914 () D12, 1N914 () D13, 1N914 () D14, 1N914 () D15, 1N914 () D18, 1N914




TRANSISTOR INSTALLATION

There are four EN2907 transistors to be installed on the 88-2SIO board.

NOTE: Before installing each transistor, ensure that you check the part number before soldering it into place. Some transistors are identical in physical appearance, but differ in electrical characteristics. If the part number on your transistors does not match the number EN2907, it may be that you have a substitution. In this case, refer to the Transistor Identification Chart included with this manual to be certain that it is a correct substitution.

Referring to the parts chart and component layout on this page and the Transistor Identification Chart on the next page, install each transistor (Q1-Q4) according to the following procedure.


- 1. After ensuring that the part number is correct, note the shape of the transistor. The transistor is rounded with one flat edge. The lead nearest the flat edge is called the emitter. The correct hole for the emitter is opposite the Q1, Q2, Q3, or Q4 marking and is labeled E on the component layout.
- Orient the transistor so that the emitter aligns with the correct hole on the board. Insert the transistor from the silk-screened side of the board. The other two leads should fit into their respective holes easily. It should not be necessary to bend the leads, and they should not cross over each other.
- Holding the transistor in place, turn the board over, and bend the three leads slightly outward.




- 4. Solder the leads to the foil pattern on the back side of the board. Clip off any excess lead lengths.
- 5. Check each transistor off of the parts list, after it is installed.

TRANSISTORS

() Q1, EN2907
() Q2, EN2907
() Q3, EN2907
() Q4, EN2907



TRANSISTOR IDENTIFICATION CHART



IN THE ILLUSTRATION ABOVE THE OUTLINE OF EACH TYPE OF TRANSISTOR IS SHOWN OVER THE PADS ON THE CIRCUIT BOARD WITH THE CORRECT DESIGNATION FOR EACH OF THE THREE LEADS. USE THIS INFORMATION TOGETHER WITH THE INFORMATION IN THE ASSEMBLY MANUAL FOR THE CORRECT ORIENTATION OF THE TRANSISTORS AS YOU INSTALL THEM.

THE FOLLOWING IS A LIST OF POSSIBLE SUBSTITUTIONS: IF ANY OTHERS ARE USED YOU WILL RISK DAMAGING YOUR UNIT:

2N4410 = EN4410 = CS4410 = CS4437, CS4438, TIS98, ST98, S38473 (NPN)

EN2907 = 2N2907 = PN2907 = ST2907, CS4439 (PNP)


WHEN MAKING SUBSTITUTIONS, REFER TO THE ILLUSTRATION TO DETERMINE THE CORRECT ORIENTATION FOR THE THREE LEADS.

^{*}Configuration of the leads on EN2907 may vary.

VOLTAGE REGULATOR INSTALLATION

There is one 5-volt regulator to be installed on the 88-2SI0 board.


 Set the voltage regulator in place on the board and align the mounting holes. (See drawing below.)



- Use a pencil to mark the point on each of the three leads where they line up with their respective holes on the board.
- Using needle-nose pliers, bend each of the three leads at a right angle on the points where you made the pencil marks.

NOTE: Use heat-sink grease when installing this component. Apply the grease to all surfaces which come in contact with each other.

- 4. Referring to the preceding drawing, set the regulator and heat sink in place on the silk-screened side of the board. Secure the regulator and heat-sink as shown by the drawing, holding the regulator in place as you tighten the nut.
- Turn the board over and solder the three leads to the foil pattern on the back side of the board. Be sure not to leave any solder bridges.
- Clip off any excess lead lengths, and place a checkmark in the blank provided below.




CRYSTAL INSTALLATION

There is one 2.4576 crystal (CRI) to be installed on the 88-2SIO board.

Referring to the component layout on this page, install the crystal according to the following procedure.

- Use needle-nose pliers to bend the leads on the crystal at right angles.
- Insert the leads into the correct holes, until the crystal lays against the board.
- Holding the crystal in place, turn the board over and bend the leads slightly outward.
- 4. Solder the leads to the foil pattern and clip off any excess lead lengths. After the crystal is installed, place a checkmark in the blank provided below.

() CR1, 2.4576 MHz



HARDWIRE CONNECTIONS

The 88-2SIO board offers several options, depending upon your needs. The board must be hardwired for Address Select, Baud Rate Selection, and for interconnection to the I/O device. Each port may be hardwired for one of three signal interconnects: RS-232 voltage levels; TTL voltage levels; or a TTY 20 milliamp current loop. All hardwire connections must be made with insulated wire.

NOTE: The insulated wire for the 88-2SIO board comes in three-foot lengths. You must cut the wires into lengths appropriate to jumper the pads you are connecting. Each end of the wires you cut must be stripped in order to make adequate lead lengths.

Referring to the component layout on page 20 and the Address Selection Chart on pages 21-23, connect the address selection jumpers as follows:

- Choose the address selection you want to use according to the Address Selection chart. Be sure that the octal address group that you choose is not used by any other I/O board.
- Connect pads F2-F7 to A2 or A2-A7 or A7 according to the pattern indicated by the Address Selection Chart to obtain the octal addresses 000-003, it is necessary to connect pads F2 to A2, F3 to A3, F4 to A4, F5 to A5, F6 to A6, and F7 to A7.
- Bend the leads of the insulated wire to fit the corresponding holes. Insert the leads into the correct holes from the silkscreened side of the board.

 Turn the board over and solder the leads to the foil pattern on the back side of the board. Clip off any excess lengths.

The 10-pin Molex signal-type interconnections may be wired for one of three voltage levels: RS-232 voltage levels; TTL voltage levels; or TTY 20 milliamp current loop. The chart on page 28 indicates which signals are controlled by the wires 1-10 located under S1 and S2.

Referring to the component lavout on page 20 and the Interconnect charts on pages 24 and 25, make the connections according to the following instructions.

NOTE: The wires necessary for interconnection include D1-5, located above IC M; I1-8, located below IC K; J1-4, located above IC J; K1-12, located to the left of IC K and above IC J; L1-4, located to the right of IC I; M1-8, located to the left of IC M; N1-8, located above IC N; S1 and S2 (1-10) located in the top right of IC K; Y10-18, 10cated to the right of IC I; Z1-4, located in the bottom right-hand corner of the silk screen; and, if you are wiring the 2SIO board for two ports, E1-5, located above IC K.

- Choose which option you wish to implement. Refer to the Interconnect charts, and jumper the pads according to the chart which applies to your selection.
- Bend the leads of the insulated wire to fit the corresponding holes. Insert the leads into the correct holes from the silk-screened side of the board.

 Turn the board over and solder the leads to the foil pattern on the back side of the board. Clip off any excess lengths.

Eight baud rates may be connected on the 88-2SIn board: 110; 9600; 4800; 1800; 150; 300; 2400; 1200. Baud rate inputs for port 0 or IC D is CKO and input for port 1 or IC E is CKI. Either one or both ports may be connected to any one of the eight baud rates silkscreened on the board.

Referring to the component layout on page 20, make the connections according to the following instructions.

- 1. Choose the baud rates and ports you wish to interconnect.
- Bend the leads of the insulated wire to fit the corresponding holes. Insert the leads into the correct holes from the silk-screened side of the board.
- Turn the board over and solder the leads to the foil pattern on the back side of the board. Clip off any excess lengths.


INTERRUPT

The 88-2SIO board is designed to provide the capability for interrupt at eight levels via the 88-Vector Interrupt, at one level via the interupt request line provided on the 88-2SIO board, or no interrupt at all. Any one of these three options may be implemented.

NOTE: The processor is capable of handling only one interrupt signal. If the single level interrupt request line of the 88-2SIO board is implemented, no other board can be hardwire connected to the processor for interrupt. Refer to the Theory of Operation section for further explanation of interrupt functions.

If you choose to implement the <u>single</u> interrupt system, refer to the <u>component</u> layout on page 20 and connect the jumper wires as follows:

- Choose which interrupt request line (DI, EI) you want to use. DI corresponds to Port 0 and EI corresponds to Port 1.
- Connect the chosen interrupt request line or lines to the pad marked PINT. Bend the leads of the insulated wire as necessary and insert them into the correct holes from the silkscreened side of the board. All interrupt request leads must be inserted in the hole marked PINT.
- Turn the board over and solder the leads to the foil pattern on the back side of the board. Clip off any excess lengths.



The four octal addresses noted in the chart below represent the control and data channels of Ports 0 and 1. Even-numbered addresses indicate control channels and odd-numbered addresses indicate data channels. The first two addresses are Port 0 and the second two are Port 1, so that for addresses 000-003, 000 is the control channel of Port 0; 001 is the data channel of Port 0; 002 is the control channel of Port 1; and 003 is the data channel of Port 004.

I/O ADDRESS SELECTION CHART

Address Octal			Conne	ctions		
000-003	Ā7	Ā6	Ā5	A4	A3	Ā2
004-007	A7	Ā6	Ā5	A4	A3	A2
010-013	Ā7	Ā6	Ā5	Ā4	АЗ	Ā2
014-017	A7	Ā6	Ā5	4 4	А3	A2
020-023	Ā7	Ā6	Ā5	A4	A3	Ā2
024-027	A7	Ā6	Ā5	A4	A3	A2
030-033	A7	Ā6	Ā5	A4	А3	Ā2
034-037	A7	Ā6	Ā5	A4	А3	A2
040-043	Ā7	A6	A5	4	A3	Ā2
044-047	Ā7	A6	A5	A4	A3	A2
050-053	Ā7	Ā6	A 5	Ā4	А3	Ā2
054-057	Ā7	Ā6	A5	A4	А3	A2
060-063	A7	Ā6	A 5	A4	A3	A2
064-067	A7	Ā6	A5	A4	A3	A2
070-073	Ā7	Ā 6	A 5	A4	А3	A2
074-077	A7	Ā6	A5	A4	А3	A2
100-103	A7	A6	Ā5	A4	A3	Ā2
104-107	A7	A 6	Ā5	Ā4	A3	A 2
110-113	Ā7	A6	Ā5	A4	А3	Ā2
114-117	A7	A6	Ā5	A4	АЗ .	A2
120-123	A7	A6	Ā5	A4	A3	Ā2
124-127	Ā7	A6	Ā5 21	A4	A3	A2

Address Octal			Conn	ections		
130-133	A7	A6	A5	A4	A3	A2
134-137	A7	A6	Ā5	A4	А3	A2
140-143	A7	A6	A5	A4	$\overline{A3}$	A2
144-147	A7	A6	A5	Αq	$\overline{A3}$	A2
150-153	A7	A6	A 5	Ā4	А3	A2
154-157	A7	A6	A 5	Ā4	А3	A2
160-163	A7	A6	A5	A4	A3	A2
164-167	A7	A6	A5	A4	A3	A2
170-173	Ā 7	A6	A5	A4	А3	A2
174-177	A7	A6	A5	A 4	А3	A2
200-203	A7	Ā6	Ā5	A4	A3	Ā2
204-207	A7	Ā6	Ā5	A4	A3	A2
210-213	A7	A6	Ā5	Ā4	А3	A2
214-217	A7	A6	Ā5	A4	А3	A2
220-223	A7	Ā6	Ā5	A4	A3	Ā2
224-227	A7	Ā6	Ā5	A4	A3	A2
230-233	A7	Ā6	Ā5	A4	А3	Ā2
234-237	A7	Ā6	Ā5	A4	А3	A2
240-243	A7	Ā6	A 5	Ā4	Ā3	Ā2
244-247	A7	Ā6	A5	A4	A3	A 2
250-253	A7	A6	A 5	A4	А3	Ā2
254-257	A7	Ā6	A5	A4	АЗ	A2
260-263	A7	Ā6	A 5	A4	Ā3	Ā2
264-267	A7	Ā6	A5	A4	Ā3	A2
270-273	A7	Ā6	A 5	A4	АЗ	Ā2
274-277	A7	Ā6	A 5	A4	АЗ	A2
300-303	A7	A6	Ā5	Ā4	Ā3	Ā2
304-307	A7	A6	Ā5	22 ĀĀ	Ā3	A2
				-		

Address Octal			Conne	ctions		
310-313	A7	A6	A5	4	А3	Ā2
314-317	A7	A6	Ā5	A4	A 3	A2
320-323	A7	A 6	A5	A4	A3	Ā2
324-327	A7	A 6	Ā5	A4	A3	A2
330-333	A7	A6	Ā5	A4	A3	Ā2
334-337	A7	A6	Ā 5	A4	А3	A2
340-343	A7	A6	A 5	A4	A3	Ā2
344-347	A7	A6	A 5	A4	Ā3	A2
350-353	A7	A 6	A 5	A4	А3	Ā2
354-357	A 7	A6	A 5	A4	А3	A2
360-363	A7	A6	A5	A4	Ā3	A2
364-367	A7	A6	A 5	A4	A3	A2
370-373	A7	A 6	A 5	A4	A3	Ā2
374-377	A7	A6	A5	A4	А3	A2

SIGNAL TYPE INTERCONNECT

RS-	-232 VOLTAGE LEVELS (±	12 Volt Level	s)		
		POF	RT 0	POF	RT 1
	Signal	Jumper	Jumper	Jumper	Jumper
1.	Receive	D3 to I4	I3 to S1-7	E3 to J1	J2 to S2-7
2.	Transmit	D5 to N4	N3 to S1-8	E5 to N6	N5 to S2-8
3.	Ground*		S1-4 to S1-10		S2-4 to S2-10
4.	Clear to Send (CTS)	D2 to I7	I8 to S1-1	E2 to I2	I1 to S2-1
5.	Data Carrier Detect (DCD)	D1 to I5	I6 to S1-2	El to J3	J4 to \$2-2
6.	Request to Send [(RTS), also can be used for Data Terminal Ready]	D4 to N2	N1 to S1-3	E4 to N8	N7 to S1-3

If Receive, Transmit, and Ground are all that your I/O device requires, ignore the other signal connections.

TTL	VOLTAGE LEVELS				
	Signal	POF Jumper	RT 0 Jumper	Jumper	RT 1 Jumper
1.	Receive	D3 to K12	K11 to S1-9	E3 to K2	K1 to S2-9
2.	Transmit	D5 to M1	M2 to S1-5	E5 to M5	M6 to S2-5
3.	Ground*		S1-4 to S1-10		S2-4 to S2-10
4.	CTS	D2 to K8	K7 to S1-1	E2 to K6	K5 to S2-1
5.	DCD and/or Data Terminal Ready	D1 to K10	K9 to S1-2	El to K4	K3 to S2-2
6.	RTS, also can be used for Data Terminal Ready	D4 to M3	M4 to S1-3	E4 to M7	M8 to S2-3

If Receive, Transmit, and Ground are all that your I/O device requires, ignore the other signal connections.


SIGNAL TYPE INTERCONNECT

ctions.	signal conne	ore the other	uires, ign	I/O device req	ll that your	round are a	nsmit, and G	* If Receive, Transmit, and Ground are all that your I/O device requires, ignore the other signal connections.
Z3 to S2-3	1	1	E4 to L4	Z4 to S1-3	1	1	D4 to L2	6. RTS, also can be used for Data Terminal Ready
Y15 to S2-2	Y14 to S2-1 Y15 to S2-2	K3 to Y13	El to K4	Y6 to S1-2	Y5 to S1-1	K9 to Y4	D1 to K10	5. DCD and/or Data Termi- nal Ready
Y12 to S2-9	Yll to S2-8 Yl2 to S2-9	K5 to Y10	E2 to K6	Y3 to S1-9	Y2 to S1-8	K7 to Y1	D2 to K8	4. CTS
S2-4 to S2-10	1	ŀ	-	S1-4 to S1-10	1	1	-	3. Ground*
Z1 to S2-5	1		E5 to L3	Z2 to S1-5	!	1	D5 to L1	2. Transmit
Y18 to S2-7	Y17 to S2-6 Y18 to S2-7	Kl to Yl6	E3 to K2	Y9 to S1-7	Y8 to S1-6	K11 to Y7	D3 to K12	1. Receive
Jumper	Jumper	Jumper	Jumper	Jumper	Jumper	Jumper	Jumper	Signal
	-	PORT			PORT 0	POR		
							RRENT LOOP	TTY 20 MILLIAMP CURRENT LOOP
Jumper	11	PORT Jumper	Jumper	Jumper	T O Jumper	POR	RRENT LOOP	ILLIAMP CU

WAFER CONNECTOR INSTALLATION

There are one or two 10-pin male connector(s) to be installed on the 88 2-SIO board. Referring to the component layout on this page install the 10-pin male connector(s) according to the following procedure.


- Referring to the drawing below, insert the 10-pin wafer connector into the correct holes on the board from the silk-screened side. Be sure to insert the side with the shorter, straight pins, and be certain that the long pins are facing down, or toward the board's components.
- Holding the connector in place, turn the board over and solder the 10 pins to the foil pattern on the back side of the board.




I/O CONNECTOR WIRING

There are one or two 10-pin female connector(s) and multi-conductor cable(s) to be installed on the 88 2SIO board. The number of connectors depends upon the number of I/O ports on your board. Referring to the component layout on page 26 wire the connector(s) and cable(s) together according to the following procedure. Make connections for Port O via Sl and Port I via S2.

- 1. Using a small sharp knife, strip 1 1/4" of cable sheath from one end and two inches of cable sheath from the other end of the 10 conductor cable. Do this by cutting a circle around the sheath, being very careful not to cut into the insulation of the wires inside, and pulling the end off of the wires.
- On the end with 1 1/2" of wires exposed, strip 1/8" of insulation from the ends of each of the 10 wires and tin the exposed portion by applying a thin coat of solder.
- Referring to the drawing below, install one of the connector pins onto the end of each of the necessary wires. Do this by crimping the wire into place; then soldering the end to the pin itself.



4. Referring to the drawing below and the chart on page 28, insert the pins one at a time into the female connector. As you insert each pin, note the color of the wire and label the same wire on the opposite end with the designation indicated by the chart. It is very important that you maintain the wire orientation indicated by the chart.



NOTE: If you are wiring the 88-2SI0 port(s) for TTY or RS-232, you may wire each of these devices for standard interconnection. Refer to the chart and diagram on pages 29 and 30 for these wiring instructions.

SIGNAL CONNECTIONS 10-PIN MOLEX TO DEVICE

					Pin	Num	ber			
	1	2	3	4	5	6	7	8	9	10
ттү	DCD	(no polarity)	Request to Send (+)	Ground	Transmit (+)	Receive	(no polarity)	Clear to Send	(no polarity)	Ground

					Pir	n Nun	ber			
	1	2	3	4	5	6	7	8	9	10
TTL	Clear to Send	ара	RTS	Ground	Transmit				Receive	Ground

					Pin	Nut	nber			
	1	2	3	4	5	6	7	8	9	10
RS-232	CTS	OCO	RTS	Ground			Receive	Transmit		Ground

THE FOLLOWING CHART INDICATES THE NORMAL INTER-CONNECTIONS TO BE MADE IF YOU WANT TO WIRE YOUR BOARD FOR RS-232 COMPATIBILITY.

M. M	
SIGNAL DESCRIPTION	PIN NUMBER
Receive	2
Request to Send	4
Clear to Send	5
Transmit	3
Carrier Detect	8
Data Terminal Ready	20
Signal Ground	7

TTY INTERCONNECTIONS

THE FOLLOWING DIAGRAM ILLUSTRATES THE NORMAL INTERCONNECTIONS BETWEEN THE 88-2SIO BOARD AND A FULL DUPLEX, 20 MILLIAMP CURRENT-LOOP TELETYPE (KSR33 OR ASR-33).




Table 9
SIO CONNECTOR (J4) SIGNAL DEFINITION

	MIO Edge Connector	EIA Connector	Signal Name
	1	1	Chassis Ground AA*
	2	14	TTL Out 2
	3	2	Transmit Data BA*
	4	15	Open Collector Out 3
	5	3	Receive Data BB*
	6	16	TTL in 1
	7	4	Request to Send CA*
	8 .	17 🗸	Current Loop in +
	9	5	Clear to Send CB*
	10	18	TTL Out 1
	11	6	Data Set Ready CC*
	12	19	TTL in 2
	13	7	Signal Ground AB*
	14	20	Data Terminal Ready CD*
(3 A ·	15	8	Carrier Detect CF*
(9	16	21	TTL in 3
	17	9	+5 Volts
	18	22	
	19	10	Open Collector Out 2
	20	23~	Current Loop Out +
	21	11	EIA Driver or Receiver
	22	24 /	Current Loop In -
	23	12	Open Collector Out 1
	24	- 25 /	Current Loop Out -
•	25	13 .	
	26		***************************************

^{*} EIA Standard Signal Designation

Table 9
SIO CONNECTOR (J4) SIGNAL DEFINITION

MIO Edge Co	nnector EI.	A Connecto	r Signal Name
1		1	Chassis Ground AA*
2		14	TTL Out 2
3	•	2	Transmit Data BA*
4		15	Open Collector Out 3
5 .		3	Receive Data BB*
6		16	TTL in 1
7 .		4	Request to Send CA*
. 8		17 🗸	Current Loop in +
9		5	Clear to Send CB*
10		18	TTL Out 1
11		6	Data Set Ready CC*
12		19	TTL in 2
13	•	7	Signal Ground AB*
14		20	Data Terminal Ready CD*
15		8	Carrier Detect CF*
16	•	21	TTL in 3
17		9	+5 Volts
18		22	
19		10	Open Collector Out 2
20		23~	Current Loop Out +
21		11	EIA Driver or Receiver
22		24 /	Current Loop In -
23		12	Open Collector Out 1
24		25 /	Current Loop Out -
25		13	
26			

^{*} EIA Standard Signal Designation

		3
))

Table 9
SIO CONNECTOR (J4) SIGNAL DEFINITION

		•	
MIO Ed	ge Connector EIA	Connector	Signal Name
	1	1	Chassis Ground AA*
	2	14	TTL Out 2
	3	2	Transmit Data BA*
	4	15	Open Collector Out 3
	5	3	Receive Data BB*
	6	16	TTL in 1
	7	4	Request to Send CA*
	8	17 🗸	Current Loop in +
•	9	5	Clear to Send CB*
•	10	18	TTL Out 1
	11	6	Data Set Ready CC*
	12	19	TTL in 2
	13	7	Signal Ground AB*
	14	20	Data Terminal Ready CD*
	15	8	Carrier Detect CF*
	16	21	TTL in 3
	17	9	+5 Volts
•	18	22	
	19	10	Open Collector Out 2
	20	23~	Current Loop Out +
	21	11	EIA Driver or Receiver
	22	24 /	Current Loop In -
	23	12	Open Collector Out 1
	24	25 /	Current Loop Out -
÷	25	13	
	26		and our one way and date you may and enteriors one one was not may be and

^{*} EIA Standard Signal Designation

BOARD INSTALLATION

The 24-pin 6850 IC(s) (D, E) and the 16-pin 4702 IC (F) may be installed now.

- 1. Review the "MOS IC Special Handling Procedures" on page 5 of the ALTAIR 8800 Assembly Manual. Note, failure to carefully follow the instructions of the "MOS Special Handling Procedures" may result in permanent damage to static-sensitive ICs.
- 2. Insert the 6850 IC and the 4702 IC into the sockets on the 88-2SIO board. Handle the IC(s) carefully, and use as little pressure as possible when inserting the IC(s).

Install the edge connector provided with the board according to the procedure described on page 64 in the assembly manual "EXPANDER BOARD 8800 M/BD ASSEMBLY".

Press the 88-2SIO board into the edge connector. The board should be oriented so that the silk-screened side faces the right side of the unit viewed from the front panel. Mount the 25-pin connector(s) in the space(s) provided on the ALTAIR back panel.

