

# MODULAR MicRO COMPUTER 

## USER'S MANUAL



GREAT NORTHERN COMPUTERS LIMITED

## CANADA

Great Northern Computers Limited
41 Cleopatra Dr., Ottawa, Canada K2G 0B6
Tel. (613) 225-9640
U.S.A.

Knowles Associates
Fairway Plaza, Huntingdon Valley, Pa. 19006
Tel. (215) 947-5641
EUROPE
Italy
Microel Italia S.r.I.
Via M. Loria, 50. 20144 Milano
Tel: 02/47.94. 87
Spain
Instrumentos Electronicos de Precision
Sainz de Baranda 39, Madrid
Tel: (1) 274-10 07. TELEX: 22961
The Netherlands
Tekelec Airtronic
Amsterdam, Kruislaan 235
Tel: 020-92-87-66
West Germany
Ing. Erich Sommer Elektronik - GmbH
D 6 Frankfurt/M.1, Jahnstrasse 43
Tel: (06 11) 5502 89, TELEX: (04) 14069

Great Northern Computers reserves the right to make changes at any time to the products listed in this manual. The circuits contained herein are suggested applications only and Great Northern Computers will assume no responsibility for any consequences of their use, nor does it make any representation that they are free from patent infringement.

Printed in Canada




0 C.RUU.DIECRITITION
1.0 Introduction ..... A-2
2.0 $\quad$ Processor Timing A-2 ..... A-2
2.2 Timing ..... A-2
2.3 Cycle Control Coding ..... A-3
3.0 Basic Functional Blocks ..... A-4
3.1 Instruction Register and Control ..... A-4
3.2 Memory .....................
3.3 Arithmetic Unit(ALU) ..... A-4
A-5
A-5
4.0 Basic Instruction Set ..... A-5
4.1 Data Instruction Formats ..... A-6
4.2 Summary of Processor Instructions ..... A-6
4.3 Complete Functional Definition ..... A-9
4.4 Internal Processor Operation ..... A-14
5.0 Processor Control Signals ..... A-17
5.1 Interrupt Signal(INT) ..... A-17
5.2 Start-up of the 8008 ..... A-18
HTH:

## CTH8 SOFTWARE GIIIII

## FTH: SOFTWARE IISIING

## SECTION A 8008 COMPONENT DESCRIPTION

### 1.0 INTRODUCTION

The 8008 is a single chip MOS 8-Bit central processor unit for micro computer systems. A micro computer system is formed when the 8008 is interfaced with any type or speed standard semiconductor memory up to 16 K 8 -Bit words. Examples are the $1101,1103,2102$ (RAMS), 1302, 1602, 1702 (ROMS).
The processor communicates over an 8 -Bit data and address bus (D0 through D7) and uses two input leads (READY and INTERRUPT) and four output leads(S0, S1 S2 and SYNC) for control. Time multiplexing of the data bus allows control information, 14 Bit addresses, and data to be transmitted between the CPU and external memory.
This CPU contains six 8-Bit Data Registers, an 8-Bit accumulator, two 8-Bit temporary registers, four flag bits, and an 8-Bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14 -Bit program counter and seven 14-Bit words is used internally to store program and subroutine addresses. The 14-Bit address permits the direct addressing of 16 K words of memory (any mix of RAM, ROM).
The control portion of the chip contains logic to implement a variety of register transfer, arithmetic control, and logical instructions. Most instructions are coded in one byte ( 8 Bits); data immediate instructions use two bytes; jump instructions utilize three bytes. Operating with a 500 KHz clock, the 8008 CPU executes non-memory referencing instructions in 20 microseconds. A selected device, the 8008-1, executes non-memory referencing instructions in 12.5 microseconds when operating from an 800 KHz clock.
All inputs (including clocks) are TTL compatible and all outputs are low-power TTL compatible.
The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic and jump to subroutine.
The normal program flow of the 8008 may be interrupted through the use of the interrupt control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The ready command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.
STATE and SYNC outputs indicate the state of the processor at any time in the instruction cycle.

### 2.0 PROCESSOR TIMING

The 8008 is a complete central processing unit intended for use in any arithmetic, control, or decisionmaking system. The internal organization is centered around an 8-Bit internal data bus. All communication within the processor and with external components occurs on this bus in the form of 8 -Bit bytes of address instruction or data. (Refer to the accompanying block diagram for the relationship of all of the internal elements of the processor to each other and to the data bus.) A logic " 1 " is defined as a high level and a logic " 0 " is defined as a low level.

### 2.1 STATE CONTROL CODING

The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals S0, S1 and S2, along with SYNC inform the peripheral circuitry of the state of the processor. The binary state codes and the designated state names are as shown.

| SO | S1 | S2 | STATE |
| :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | T1 |
| 0 | 1 | 1 | T11 |
| 0 | 0 | 1 | T2 |
| 0 | 0 | 0 | WAIT |
| 1 | 0 | 0 | T3 |
| 1 | 1 | 0 | STOPPED |
| 1 | 1 | 1 | T4 |
| 1 | 0 | 1 | T5 |

### 2.2 TIMING

Typically, a machine cycle consists of five states, two states in which an address is sent to memory (T1 and T2), one for the instruction or data fetch (T3), and two states for the execution of the instruction (T4 and T5). If the processor is used with slow memories, the READY line synchronizes the processor with the memories. When the memories are not available for either sending or receiving data, the processor goes into the WAIT state. Figure 1 illustrates the processor activity during a single cycle.


ONE CYCLE OF PROCESSOR TIMING

The receipt of an INTERRUPT is acknowledged by T1I. When the processor has been interrupted, this state replaces T1. A READY is acknowledged by T3. The stopped state acknowledges the receipt of a HALT instruction
Many of the instructions for the 8008 are multicycle and do not require the two execution states, T4 and T5. As a result, these states are omitted when they are not needed and the 8008 operates asynchronously with respect to the cycle length. The external state transition is shown below. Note that the wait and stopped states may be indefinite in length (each of these states will be 2 N clock periods). The
use of READY and INTERRUPT with regard to these states will be explained later.

### 2.3 CYCLE CONTROL CODING

As previously noted, instructions for the MF8008 require one, two, or three machine cycles for complete execution. The first cycle is always an instruction fetch cycle (PCI). The second and third cycles are for data reading (PCR), data writing (PCW), or I/O Operations (PCC).

The cycle types are coded with two bits, D6 and D7 which are present on the data bus during T2.


EXTERNAL STATE TRANSITIONS

# CHMA C.PIUDESCRITITIN 

| D6 | D7 | CYCLE | FUNCTION |
| :--- | :--- | :--- | :--- |
| 0 | 0 | PCI | Designates the address is for a memory read (first byte of instruction). |
| 0 | 1 | PCR | Designates the address is for a memory read data (additional bytes of <br> instruction or data). <br> 1 |
| 1 | 0 | PCC | Designates the data is a command I/0 operation. |
| 1 | PCW | Designates the address is for a memory write data. |  |



## SYSTEM BLOCK DIAGRAM

### 3.0 BASIC FUNCTIONAL BLOCKS

The four basic functional blocks of the processor are the instruction register, memory, arithmetic-logic unit, and I/O buffers. They communicate with each other over the internal 8 -bit data bus.

### 3.1 INSTRUCTION REGISTER AND CONTROL

The instruction register is the centre of all processor control. Instructions are fetched from memory, stored in the instruction register, and decoded for control of both the memories and the ALU. Since instruction executions do not all require the same number of states, the instruction decoder also controls the state transitions.

### 3.2 MEMORY

Two separate dynamic memories are used in the 8008, the pushdown address stack and a scratch pad. These internal memories are automatically re-
freshed by each WAIT, T3, and STOPPED state. In the worst case the memories are completely refreshed every eighty clock periods.
3.2.1. Address Stack - The address stack contains eight 14 -bit registers providing storage for eight lower and six higher order address bits in each register. One register is used as the program counter (storing the effective address) and the other seven permit address storage for nesting of subroutines up to seven levels. The stack automatically stores the content of the program counter upon the execution of a call instruction and automatically restores the program counter upon the execution of a return. The calls may be nested and the registers of the stack are used as a last in/first out pushdown stack. A three-bit address pointer is used to designate the present location of the program counter. When the capacity of the stack is exceeded the addresss pointer recycles and the content of the lowest level register is destroyed. The program counter is incremented immediately after the
lower order address bits are sent out. The higher order address bits are sent out at T2 and then incremented if a carry resulted from T1. The 14 -bit program counter provides direct addressing of 16 K bytes of memory. Through the use of an I/0 instruction for bank switching, memory may be indefinitely expanded.
3.2.2. Scratch Pad Memory or Index Registers - The scratch pad contains the accumulator ( A register) and six additional 8 -bit registers (B, C, D, E, H, L). All arithmetic operations use the accumulator as one of the operands. All registers are independent and may be used for temporary storage. In the case of instructions which require operations with a register in external memory, scratch pad registers $H$ and $L$ provide indirect addressing capability; register $L$ contains the eight lower order bits of address and register H contains the six higher order bits of address (in this case bit 6 and bit 7 are "don't cares").

### 3.3 ARITHMETIC UNIT (ALU)

All arithmetic and logical operations (add, add with carry, subtract, subtract with borrow, and, exclusive
or, or, compare, increment, decrement) are carried out in the 8-bit parallel arithmetic unit which includes carry-look-ahead logic. Two temporary registers, register "a" and register " $b$ ", are used to store the accumulator and operand for ALU operations. In addition, they are used for temporary address and data storage during intraprocessor transfers. Four control bits, Carry flip-flop (C), Zero flip-flop (Z), Sign flipflop (S), and Parity flip-flop (P), are set as the result of each arithmetic and logical operation. These bits provide conditional branching capability through call, jump, or return on condition instructions. In addition tion, the carry bit provides the ability to do multiple precision binary arithmetic.

### 3.4 I/O BUFFER

This buffer is the only link between the processor and the rest of the system. Each of the eight buffers is bidirectional and is under control of the instruction register and state timing. Each of the buffers is low power TTL compatible on the output and TTL compatible on the input.

### 4.0 BASIC INSTRUCTION SET

The Following section presents the basic instruction set of the 8008.

### 4.1 DATA AND INSTRUCTION FORMATS

Data in the 8008 is stored in the form of 8 -bit binary integers. All data transfers to the system data bus will be in the same format.

$$
\begin{gathered}
\text { D7 D6 D5 D4 D3 D2 D1 D0 } \\
\text { DATA WORD }
\end{gathered}
$$

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.


DESCRIPTION TYPICALINSTRUCTIONS
Op Code
Register to Register, memory reference, I/O arithmetic or logical, rotate or return instructions
Two Byte Instructions

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Op Code
Immediate Mode Instructions
Operand
Three Byte Instructions

| D7 | D6 | D5 | D4 | D3 | D2 |  | DO | Op Code J | Jump or call instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | Low Address |  |
| X | X | D5 | D4 | D3 | D2 | D1 | D0 | High Address ${ }^{(1)}$ | Note 1: <br> For the third byte of this instruction, D6 and 07 are "den't Care" bits. |

A logic " 1 " is defined as a high level and a logic " 0 " is defined as a low level.

### 4.2 SUMMARY OF PROCESSOR INSTRUCTIONS

4.2.1 Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops ' except the carry.

| MNEMONIC | MINIMUM STATES REQUIRED | INSTRUCTION CODE D7 D6 D5 D4 D3 D2 D1 D0 |  |  |  |  |  |  |  |  | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LR1 R2 | (5) | 1 | 1 | D | D | D | S | S |  | S | Load index register R1 with the content of index register R2. |
| LRM | (8) | 1 | 1 | D | D | D |  |  |  | 1 | Load index register $R$ with the content of memory register M. |
| LMR | (7) | 1 | 1 | 1 | 1 | 1 |  |  |  | S | Load memory register $M$ with the content of index register $R$ |
| LRI | (8) | O | 0 | D | D | D |  |  |  | $\begin{aligned} & 0 \\ & \text { B } \end{aligned}$ | Load index register R with data B....B. |
| LMI | (9) | O | B | B | 1 | 1 |  |  |  | O | Load memory register M with data B.... $\mathrm{B}^{\text {. }}$ |
| INR | (5) | 0 | 0 |  |  | D |  |  |  | 0 | Increment the content of index register $R(R \neq A)$. |
| DCR | (5) | 0 | 0 | D |  | D |  |  |  | 1 | Decrement the content of index register $R(R \neq A) .$ |

### 4.2.2 Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flipflop.


| MNEMONIC | $\begin{aligned} & \text { MINIMUM } \\ & \text { STATES } \\ & \text { REQUIRED } \end{aligned}$ | D7 |  | $\begin{aligned} & \text { VSTR } \\ & \text { D5 } \end{aligned}$ | $\begin{aligned} & \text { UCT } \\ & \text { D4 } \end{aligned}$ | $\begin{gathered} \text { ION } \\ \text { D3 } \end{gathered}$ | $\begin{gathered} \text { CODE } \\ \text { D2 } \end{gathered}$ | $\mathrm{E}$ | D0 | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | (11) | $\begin{aligned} & 0 \\ & \text { B2 } \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { B2 } \\ & \times \end{aligned}$ | $x$ B2 B3 | B2 B3 | $\begin{aligned} & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | Unconditionally jump to memory address B3...B3 B2...B2. |
| JFC | (9 or 11) |  | 1 <br> B2 |  |  |  |  |  | 0 <br> B2 | Jump to memory address B3...B3 B2...B2 if the condition flip-flop C is false. Otherwise, execute the next instruction in sequence. |
| JTC | (9 or 11) | $0$ B2 $x$ | 1 B2 $\mathrm{x}$ | 1 <br> B2 <br> B3 | C4 B2 B3 | $\begin{aligned} & \text { C3 } \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $0$ <br> B2 B3 | 0 <br> B2 <br> B3 | Jump to memory address B3...B3 B2...B2 if the condition flip-flop C is true. Otherwise, execute the next instruction in sequence. |
| CAL | (11) | $\begin{aligned} & 0 \\ & \text { B2 } \\ & \text { X } \end{aligned}$ | 1 <br> B2 <br> X | X <br> B2 <br> B3 | X <br> B2 <br> B3 | $x$ B2 B3 | 1 <br> B2 <br> B3 | $\begin{aligned} & 1 \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | 0 <br> B2 <br> B3 | Unconditionally call the subroutine at memory address B3...B3B2...B2. Save the current address (up one level in the stack.) |
| CFC | (9 or 11) | $\begin{aligned} & 0 \\ & \mathrm{B2} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { B2 } \\ & \times \end{aligned}$ | 0 <br> B2 <br> B3 | $\begin{aligned} & \mathrm{C} 4 \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $\begin{aligned} & \text { C3 } \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $0$ B2 B3 | 1 <br> B2 <br> B3 | $0$ B2 B3 | Call the subroutine as memory address $\mathrm{B} 3 . . \mathrm{B} 3 \mathrm{~B} 2 \ldots \mathrm{~B} 2$ if the condition flip-flop C is false, and save the current address lup one level in the stack). Otherwise, exe cute the next instruction in sequence. |
| CTC | (9 or 11) | $\begin{aligned} & 0 \\ & \text { B2 } \\ & X \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { B2 } \\ & \mathrm{X} \end{aligned}$ | 1 <br> B2 <br> B3 | C4 B2 B3 | $\begin{aligned} & \text { C3 } \\ & \text { B2 } \\ & \text { B3 } \end{aligned}$ | $0$ B2 B3 | 1 <br> B2 <br> B3 | 0 <br> B2 <br> B3 | Call the subroutine at memory address B3...B3B2...B2 if the condition flip flop C is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence. |
| RET | (5) | 0 | 0 | X | X | x | 1 | 1 | 1 | Unconditionally return (down one level in the stack.) |
| RFC | (3 or 5) | 0 | 0 | 0 | C4 | C3 | 0 | 1 | 1 | Return (down one level in the stack) if the condition flip-flop C is false. Otherwise, execute the next instruction in sequence. |
| RTC | (3 or 5) | 0 | 0 | 1 | C4 | C3 | 0 | 1 | 1 | Return (down one level in the stack) if the condition flip-flop $C$ is true. Otherwise execute the next instruction in sequence. |
| RST | (5) | 0 | 0 | A | A | A |  | 0 | 1 | Call the subroutine at memory address AAA000 (up one level in the stack.) |

4.2.3 Input/Output Instructions

| INP | (8) | 0 | 1 | 0 | 0 | $M$ | $M$ | $M$ | 1 | Read the content of the selected <br> input port (MMM) into the <br> accumulator. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OUT | $(6)$ | 0 | 1 | $R$ | $R$ | $M$ | $M$ | $M$ | 1 | Write the content of the accumula- <br> tor into the selected output port <br> (RRMMM, RR $\neq 00)$. |

4.2.4 Machine Instructions

| HLT | (4) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $X$ | Enter the stopped state and remain <br> there until interrupted. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HLT | (4) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Enter the stopped state and remain <br> there until interrupted. |

Notes:
SSS = Source Index Register
These registers are designated
A (accumulator -- 000),
B (001), C(010), D(011), E(100), H(101) L (110).
Memory registers are addressed by the contents of registers H\&L.
Additional bytes on instruction are designated by BBBBBBBB.
X = "Don't Care".
Flag Flip-Flops are defined by C4C3: Carry (00-Overflow or Underflow), Zero (01-Result is Zero), Sign (10-MSB of result is " 1 "). Parity (11-Parity is even).

### 4.3 COMPLETE FUNCTIONAL DEFINITION

The following pages present a detailed description of the complete 8008 instruction set.


### 4.3.1 Index Register Instructions

## LOAD DATA TO INDEX REGISTERS - ONE BYTE

Data may be loaded into or moved between any of the index Registers, or memory registers.

| LR1R2 <br> (one cycle - PCI) | 11 | DDD | SSS | $(R 1) \leftarrow(R 2)$ load register $R 1$ with the content of R2. The content of R2 remains unchanged. If SSS = DDD, the instruction is a NOP (no Operation). |
| :---: | :---: | :---: | :---: | :---: |
| LRM <br> (Two Cycles - PCI/PCR) | 11 | DDD | 111 | $(R) \longleftarrow(M)$ load register $R$ with the content of the memory location addressed by the contents of registers $H$ and $L$. (DDD $\neq 111$ - HALT instr.) |
| $\begin{aligned} & \text { LMR } \\ & \text { (Two Cycles - PCI/PCW) } \end{aligned}$ | 11 | 111 | SSS | $(M) \leftarrow(R)$ load the memory location addressed by the contents of registers H and L with the content of register R. (SSS $=111$ - HALT instr.) |

## LOAD DATA IMMEDIATE - TWO BYTES

A byte of data immediately following the instruction may be loaded into the processor or into the memory.

| LRI <br> (Two Cycles - PCI/PCR) | 00 | DDD | 110 | ( R$) \leftarrow<\mathrm{B} 2>$ load byte two of the instruction into register R. |
| :---: | :---: | :---: | :---: | :---: |
| LMI <br> (Three Cycles - PCI/PCR/PCW) |  |  | 110 | (M) $\leftarrow<B 2>$ load byte two of the instruction into the memory location addressed by the contents of registers H and L |

## INCREMENT INDEX REGISTER - ONE BYTE

| INR |  |  |
| :--- | :--- | :--- |
| (One Cycle - PCI) | 00 | DDD 000 |

DECREMENT INDEX REGISTER - ONE BYTE
DCR
(One Cycle - PCI)
$(R) \leftarrow(R)+1$. The content of register $R$ is incremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD $\neq 000$ (halt instr.) and DDD $\neq 111$ (content of memory cannot be incremented).
$(R) \leftarrow(R)-1$. The content of register $R$ is decremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD $\neq 000$ (HALT instr.) and DDD $\neq 111$ (content of memory can not be decremented).

### 4.3.2 Accumulator Group Instructions

Operations are performed and the status flip-flops, C, Z, S, P, are set based on the result of the operation. Logical operations (NDR, XRR, ORR) set the carry flip-flop to zero. Rotate operations affect only the carry flip-flop. Two's complement subtraction is used.

ALU INDEX REGISTER INSTRUCTIONS - ONE BYTE
(One Cycle - PCI)
Index register operations are carried out between the accumulator and the content of one of the index registers (SSS $=000$ thru SSS = 110). The previous content of register SSS is unchanged by the operation.

| ADR | 10 | 000 | SSS |
| :--- | :--- | :--- | :--- |
| ACR | 10 | 001 | SSS |
| SUR | 10 | 010 | SSS |
| SBR | 10 | 011 | SSS |

$(A) \leftarrow(A)+(R)$ Add the content of register $R$ to the content of register $A$ and place the result into register $A$.
$(A) \leftarrow(A)+(R)+$ (Carry) Add the content of register $R$ and the contents of the carry flip-flop to the contents of the $A$ register and place the result into register $A$.
$(A) \leftarrow(A)-(R)$ Subtract the content of register $R$ from the content of register $A$ and place the result into register A. Two's complement subtraction is used.
$(A) \leftarrow(A)-(R)-$ (Borrow) Subtract the content of register $R$ and the content of the carry flip-flop from the content of register $A$ and place the result into register $A$.

| NDR | 10 | 100 | SSS |
| :--- | :--- | :--- | :--- |
| XRR | 10 | 101 | SSS |
| ORR | 10 | 110 | SSS |
| CPR | 10 | 111 | SSS |

$(A) \leftarrow(A) \wedge(R)$ Place the logical product of the register $A$ and register $R$ into register $A$.
$(A) \leftarrow(A) \forall(R)$ Place the "exclusive - or" of the content of register $A$ and register $R$ into register $A$
$(A) \leftarrow(A) \vee(R)$ Place "inclusive - or" of the content of register $A$ and register $R$ into register $A$.
(A) - (R) Compare the content of register $A$ with the content of register $R$. The content of register $A$ remains unchanged. The flag flip-flops are set by the result of the subtraction. Equality ( $A=R$ ) is indicated by the zero flip-flop set to " 1 ". Less than ( $A<R$ ) is indicated by the carry flip-flop, set to " 1 ".

## ALU OPERATIONS WITH MEMORY - One Byte

(Two Cycles - PCI/PCR)
Arithmetic and logical operations are carried out between the accumulator and the byte of data addressed by the contents of registers H and L .

| ADM | 10000111 | $(A)-(A)+(M)$ ADD |
| :--- | :--- | :--- |
| ACM | 10001111 | (A)-(A)+(M)+(CARRY) ADD WITH CARRY |
| SUM | 10010111 | (A)-(A)-(M) SUBTRACT |
| SBM | 10011111 | (A)-(A)-(M)-(BORROW) SUBTRACT WITH BORROW |
| NDM | 10100111 | (A)-(A)A(M) LOGICAL AND |
| XRM | 10101111 | (A)-(A) $\forall(M)$ EXCLUSIVE OR |
| ORM | 10110111 | (A)-(A)V(M) INCLUSIVE OR |
| CPM | 10111111 | (A)-(M) COMPARE |
| ALU IMMEDIATE INSTRUCTIONS - Two Bytes |  |  |

(Two Cycles - PCI/PCR)
Arithmetic and logical operations are carried out between the accumulator and the byte of data immediately following the instruction.

| ADI | $\begin{gathered} 00000100 \\ <\text { B2> } \end{gathered}$ | $(A)-(A)+<B 2>$ |
| :---: | :---: | :---: |
| ACI | $\begin{gathered} 00001100 \\ <\text { B2> } \end{gathered}$ | $(\mathrm{A})+(\mathrm{A})+<\mathrm{B} 2>+(\mathrm{CARRY})$ |
| SUI | $\begin{gathered} 00010100 \\ \text { <B2> } \end{gathered}$ | $(A)-(A)-<B 2>$ SUBTRACT |
| SBI | $\begin{gathered} 00011100 \\ \text { <B2> } \end{gathered}$ | (A)-(A)-<B2>-(BORROW) SUBTRACT WITH BORROW |
| NDI | $\begin{gathered} 00100100 \\ \text { <B2> } \end{gathered}$ | (A) - (A) $\Lambda<B 2>$ <br> LOGICAL AND |
| XRI | $\begin{gathered} 00101100 \\ \text { <B2> } \end{gathered}$ | (A) $-(\mathrm{A}) \forall<B 2>$ EXCLUSIVE OR |
| ORI | $\begin{gathered} 00110100 \\ \quad<\mathrm{B} 2> \end{gathered}$ | $(A)-(A) V<B 2>$ INCLUSIVE OR |
| CPI | $\begin{gathered} 00111100 \\ \text { <B2> } \end{gathered}$ | (A) $-<$ B2 $>$ COMPARE |

## ROTATE INSTRUCTIONS - ONE BYTE

(One Cycle - PCI)

The accumulator content (register A) may be rotated either right or left, around the carry bit or through the carry bit. Only the carry flip-flop is affected by these instructions; the other flags are unchanged.

| RLC | 00 | 000 | 010 | $A M+1 \leftarrow A M, A O \leftarrow A 7,($ carry $) \leftarrow A 7$ <br> Rotate the content of register $A$ left one bit. <br> Rotate $A 7$ into $A 0$ and into the carry flip-flop. |
| :---: | :---: | :---: | :---: | :---: |
| RRC | 00 | 001 | 010 | $A M \leftarrow A M+1, A 7 \leftarrow A 0,($ carry $) \leftarrow A 0$ Rotate the content of register $A$ right one bit. Rotate AO into A7 and into the carry flip-flop. |
| RAL | 00 | 010 | 010 | $\mathrm{AM}+1 \leftarrow \mathrm{AM}, \mathrm{A} 0 \leftarrow($ carry $)$, ( carry) $\leftarrow \mathrm{A} 7$ <br> Rotate the content of register $A$ left one bit. <br> Rotate the content of the carry flip-flop into A0. Rotate $A 7$ into the carry flip-flop. |
| RAR | 00 | 011 | 010 | $\mathrm{AM} \leftarrow \mathrm{AM}+1, \mathrm{~A} 7 \leftarrow$ (carry), (carry) $\leftarrow \mathrm{A} 0$ <br> Rotate the content of register $A$ right one bit. <br> Rotate the content of the carry flip-flop into A7. Rotate A0 into the carry flip-flop. |

### 4.3.3 Program Counter and Stack Control Instructions <br> JUMP INSTRUCTIONS - Three Bytes <br> (Three Cycles - PCI/PCR/PCR)

Normal flow of the program may be altered to an address specified by bytes two and three of an instruction.

| JMP <br> (Jump Unconditionally) | 01 | $\begin{aligned} & \text { XXX } 100 \\ & <\text { B2> } \\ & <\text { B3 } \end{aligned}$ | (P) $\leftarrow<$ B3 $><$ B2 $>$ jump unconditionally to the instruction located in memory location addressed by byte two and byte three. |
| :---: | :---: | :---: | :---: |
| JFC <br> (Jump if Condition False) | 01 | $\begin{aligned} & 0 \text { OC4C3 } 000 \\ & <B 2> \\ & <B 3> \end{aligned}$ | If $(\mathrm{C})=0$, $(\mathrm{P}) \leftarrow<\mathrm{B} 3><\mathrm{B} 2>$. Otherwise $(\mathrm{P})=(\mathrm{P})+3$ If the content of flip-flop $C$ is zero, then jump to the instruction located in memory location <B3><B2>; otherwise, execute the next instruction in sequence. |
| JTC <br> (Jump if Condition True) | 01 | $\begin{aligned} & \text { 1C4C3 } 000 \\ & <\text { B2> } \\ & <\text { B3> } \end{aligned}$ | If $(C)=1$, $(P) \leftarrow<B 3><B 2>$. Otherwise $(P)=(P)+3$. If the content of flip-flop C is one, then jump to the instruction located in memory location $<B 3><B 2>$; otherwise, execute the next instruction in sequence. |

## CALL INSTRUCTIONS - Three Bytes <br> (Three Cycles - PCI/PCR/PCR)

Subroutines may be called and nested up to seven levels.

| CAL | 01 | XXX | 110 | (Stack) $\leftarrow(P),(P) \leftarrow<$ B3 $><$ B2> ${ }^{\text {S }}$. Shift the content |
| :---: | :---: | :---: | :---: | :---: |
| (Call Subrouting Unconditionally) |  | <B2> |  | $P$ to the pushdown stack. Jump unconditionally to the |
|  |  | <B3> |  | instruction located in memory location addressed by |


| CFC | 01 |
| :--- | :--- |
| (Call Subroutine if Condition False) | OC4C3010 <br> <B2> <br> <B3> |
|  |  |
|  | 01 |

If $(\mathrm{C})=0$, (stack $) \leftarrow(\mathrm{P}),(\mathrm{P}) \leftarrow<\mathrm{B} 3><\mathrm{B} 2>$. Otherwise, $(P)=(P)+3$. If the content of flip-flop $C$ is zero, then shift contents of $P$ to the pushdown stack and jump to the instruction located in memory location <B3> $<B 2>$; otherwise, execute the next instruction in sequence.
If $(\mathrm{C})=1$, (stack) $\leftarrow(\mathrm{P}),(\mathrm{P}) \leftarrow<\dot{\mathrm{B}} 3><\mathrm{B} 2>$. Otherwise, $(P)=(P)+3$. If the content of flip-flop $C$ is one, then shift contents of $P$ to the pushdown stack and jump to the instruction located in memory location $<B 3><B 2>$; otherwise, execute the next instruction in sequence.

In the above jump and call instructions <B2> contains the least significant half of the address and $<$ B3 $>$ contains the most significant half of the address. Note that D6 and D7 of <B3> are "Don't Care" bits since the CPU uses fourteen bits of address.

```
RETURN INSTRUCTIONS - One Byte
(One Cycle - PCI)
```

A return instruction may be used to exit from a subroutine; the stack is popped-up one level at a time.

| RET | 00 | XXX 111 | $(\mathrm{P}) \leftarrow$ (Stack). Return to the instruction in the memory location addressed by the last value shifted into the pushdown stack. The stack pops up one level. |
| :---: | :---: | :---: | :---: |
| RFC <br> (Return Condition False) | 00 | 0C4C3 011 | If $(C)=0,(P) \leftarrow($ Stack $)$; otherwise, $(P)=(P)+1$. If the content of flip-flop $C$ is zero, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruction in sequence. |
| RTC <br> (Return Condition True) | 00 | 1C4C3 011 | If $(C)=1,(P) \leftarrow$ (Stack); otherwise, $(P)=(P)+1$. If the content of flip-flop $C$ is one, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruction in sequence. |

RESTART INSTRUCTION - One Byte
(One Cycle - PCI)
The restart instruction acts as a one byte call on eight specified locations of page 0, the first 256 instruction words.

RST 00 AAA 101

### 4.3.4 Input/Output Instructions

ONE BYTE
(Two Cycles - PCI/PCC)
Eight input devices may be referenced by the input instruction.
INP
01 00M MM1
$(A) \leftarrow$ (Input Data Lines). The content of register $A$ is made available to external equipment at state T 1 of the PCC cycle. The content of the instruction register is made available to external equipment at state T2 of the PCC cycle. New data for the accumulator is loaded at T3 of the PCC cycle. MMM denotes input device number. The content of the condition flip-flops, S, Z, P, C, is the output on D0, D1, D2, D3 respectively at T4 of the PCC Cycle.

Twenty-four output devices may be referenced by the output instruction.
OUT
01 RRM MM1
(Output Data Lines) $\leftarrow(A)$. The content of register $A$ is made available to external equipment at state T1 and the content of the instruction register is made available to external equipment at state T2 of the PCC cycle. RRMMM denotes output device number ( $R=00$ )

### 4.3.5. Machine Instruction

HALT INSTRUCTION - One Byte
(One Cycle - PCI)

| HLT | 00 | 000 | $00 x$ |
| :--- | :---: | :---: | :---: |
|  | or |  |  |
|  | 11 | 111 | 111 |

On receipt of the HALT instruction, the activity of the processor is immediately suspended in the stopped state. The content of all registers and memory is unchanged.
The P -counter has been updated and the internal dynamic memories continue to be refreshed.

### 4.4 INTERNAL PROCESSOR OPERATION

Internally the processor operates through five different states:

INTERNAL STATE


The 8008 is driven by two non-overlapping clocks. Two clock periods are required for each state of the processor. 01 is generally used to precharge all data transfers within the processor. A sync signal (divide by two of $\emptyset 2$ ) is sent out by the 8008 . This signal distinguishes between the two clock periods of each state.

## TYPICAL FUNCTION

Send out lower eight bits of address and increment program counter.
Send out lower eight bits of address and suppress incrementing of program counter and acknowledge interrupt.

Send out six higher order bits of address and two control bits, D6 and D7. Increment program counter if there has been a carry from T1.

Wait for ready signal to come true. Refresh internal dynamic memories while waiting.
Fetch and decode instruction; fetch data from memory; output data to memory. Refresh internal memories.
Remain stopped until interrupt occurs. Refresh internal memories.

Execute instruction and appropriately transfer data within processor. Content of data bus transfer is available at $\mathrm{I} / 0$ bus for convenience in testing. Some cycles do not require these states. In those cases, the states are skipped and the processor goes directly to T1.


The figure below shows state transitions relative to the internal operation of the processor. As noted in the previous table, the processor skips unnecessary execution steps during any cycle. The state counter within the 8008 operates as a five bit feedback shift register with the feedback path controlled by the
instruction being executed. When the processor is either waiting or stopped, it is internally cycling through the T3 state. This state is the only time in the cycle when the internal dynamic memories can be refreshed.
(CYCLE 1) (HLT © INT + RETURN(CF)) + (CYCLE 2) (OUT + LMR) + (CYCLE 3) (LM + JUNP(CF) + CALL(CF))


NOTE: CF INDICATES A FAILED CONDITION

STATE TRANSITIONS


| RAM COUNTER AND |  | instru |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $01 \times \times \times 100$ | Jmp | (11) | $\mathrm{PC}_{\text {LOUT }}$ | $\mathrm{Cr}_{\text {\% Out }}$ | [ FETCH INSTA. | - | - | ${ }^{\text {PC, }}$ ( OUT (8) $^{\text {a }}$ | $\mathrm{PCHOUT}^{\text {chen }}$ |  | $\longrightarrow$ | ${ }^{\text {PCLOUT (8) }}$ | ${ }^{\text {ecthout }}$ | HIGGER ADD. | $\begin{aligned} & \text { AEG. } \\ & \mathrm{TOPCO}_{\mathrm{H}} \end{aligned}$ |  |
| 01 ucc 000 | Jfc | (90\% 11 | ${ }^{\text {PC, }}$ cout | -CHOUT | FETCH INSTG. |  | $\longrightarrow$ | PC, OUT (18) | ${ }^{\text {echeut }}$ | LOWER ADD | - | ${ }^{\text {PCLOUT }}$ (18) | ${ }^{\text {PCHOUT }}$ | $\begin{aligned} & \text { HIGER AODD } \\ & \text { REG : } \\ & \hline 111 \end{aligned}$ | AEG. TO $\mathrm{PC}_{\mathrm{H}}$ |  |
| $0,1 \mathrm{cc} 000$ | JTe | (90\% 111 | ${ }^{\text {PCLOUT }}$ | ¢Chout | FETCHINSTR. TOIR \& AEG. |  | $\longrightarrow$ | ${ }^{\text {PCLOUT }}$ (i8) | $\mathrm{PCHOUT}^{\text {chen }}$ | LOWER ADD TO AEG. b | - | $\mathrm{PC}_{\text {L }} \mathrm{OUT}$ (is) | ${ }^{\text {PCHOUT }}$ | HGHER ADD | $\begin{aligned} & \text { REGN. } \\ & \text { TOPCOH } \end{aligned}$ | - |
| 0, x×х 1 10 | Cal | Iii | ${ }^{\text {PCLOUT }}$ | PCrout | $\begin{aligned} & \text { FETCH INSTR. } \\ & \text { TO IR A REG. } \\ & \hline \end{aligned}$ |  | $\longrightarrow$ | $\mathrm{PC}_{\text {c }}$ OUT (8) | рсноит | LOWWER ADD. TO REG. O | $\longrightarrow$ |  | $\mathrm{PCHOUT}^{\text {ctin }}$ | Fig Reg ado | $\begin{aligned} & \begin{array}{l} \text { AEG } \\ \text { TOPC } \end{array} \end{aligned}$ |  |
| 010000010 | cfa | (90\%7) | ${ }^{\text {PC,OUT }}$ | -¢¢, | PETCH INSTR <br> TO IR A REG | - | $\longrightarrow$ | ${ }^{\text {PCLOUT }}$ (s) | рсноит | LOWER ADO. TO REG. $b$ | $\longrightarrow$ | ${ }^{\text {PC }}$ LOUT(8) | ${ }^{\text {PCHOUT }}$ | ( Highef AOP, | $\begin{aligned} & \text { QEG. } \\ & \text { TOPC } \end{aligned}$ |  |
| - , Tcc 016 | CTic | (90\%1] | ${ }^{\text {PCLOUT }}$ | - ¢ $^{\text {chout }}$ | $\begin{aligned} & \text { FETCH NSTR, } \\ & \text { TO IR \& AEG. } \\ & \hline \end{aligned}$ |  |  | ${ }^{\text {PCLOUT }}$ (8) |  | $\begin{aligned} & \text { LOWEA ADD. } \\ & \text { TOREG. } \end{aligned}$ | $\longrightarrow$ |  | PCHout | $\begin{array}{r} \text { HIGHER AOD. } \\ \text { REG. } 1121 \\ \hline \end{array}$ | $\begin{aligned} & \text { REG.A } \\ & \text { TO PCOH } \end{aligned}$ | $\begin{aligned} & \text { REG.b } \\ & \text { TO PC } \\ & \hline \end{aligned}$ |
| 00 x×x in | RET | (5) | PCLOUT | PChout | FETCH INSTA. <br> TOIR\&REG. | Pop Stack | x |  |  |  |  |  |  |  |  |  |
| 00 0ccoll | ${ }^{\text {AFF }}$ | (30151 | ${ }^{\text {c }}$ LOUT | PCrout $^{\text {a }}$ | $\begin{array}{\|l\|} \hline \text { EETCH INSTR } \\ \text { TOIR \& REG. } \\ \hline \end{array}$ | Pop Stack (13) | ${ }^{x}$ |  |  |  |  |  |  |  |  |  |
| 00 Iccol | ${ }^{\text {RTe }}$ | [30051 | $\mathrm{pc}_{\text {ctout }}$ | PCHOUT | fETCH INSTA. TO Tra REG. | pop Stack (tal | ${ }^{x}$ |  |  |  |  |  |  |  |  |  |
|  | RSt | 151 | pclout | ${ }^{\text {PCHOUT }}$ | FETCHINSTR. TOREG. $\mathbf{b A N D}$ PUSH STACK PUSH STACK (0)REG. al | REG. $\mathrm{T}_{\text {TOPCH }}$ | $\begin{gathered} \text { AEG. } \mathrm{OTO} \mathrm{PC}_{\mathrm{L}} \\ (1,1) \end{gathered}$ |  |  |  |  |  |  |  |  |  |






${ }^{4} 4$
16. Snice nem

12. wem in mmen


## CHMA: CPDUDESCHITION

### 5.0 PROCESSOR CONTROL SIGNALS

### 5.1 INTERRUPT SIGNAL (INT)

Interrupt Request - If the interrupt line is enabled (Logic " 1 "), the CPU recognizes an interrupt request at the next instruction fetch ( PCI ) cycle by outputting S0S1S2 $=011$ at T1I time. The lower and higher order address bytes of the program counter are sent out, but the program counter is not advanced. A successive instruction fetch cycle can be used to insert an arbitrary instruction into the instruction register
in the CPU. (If a multi-cycle or multi-byte instruction is inserted, an interrupt need only be inserted for the first cycle.)
When the processor is interrupted, the system interrupt signal must be synchronized with the leading edge of the $\emptyset 1$ or $\emptyset 2$ clock. To assure proper opera tion of the system, the interrupt line to the CPU must not be allowed to change within 200 nS of the falling edge of $\emptyset 1$. An example of a synchronizing circuit is shown on the schematic for the CPU board.


## INTERRUPT TIMING

If a HALT is inserted, the CPU enters a stopped state; If a NOP is inserted, the CPU continues; if a "JUMP to $0^{\prime \prime}$ is inserted, the processor executes program
from location 0 , etc. The restart instruction is particularly useful for handling interrupt routines since it is a one byte call.

ADDR. LOCATION


### 5.2 START-UP OF THE 8008

When power (VDD) and clocks $(\emptyset 1, \emptyset 2)$ are turned on, a flip-flop internal to the 8008 is set by sensing the rise of VDD. This internal signal forces aHALT(00000000) into the instruction register and the 8008 is then in the stopped state. The following sixteen clock periods after entering the stopped state are required to clear (logic " 0 ") memories (accumulator, scratch pad, program counter, and stack). During this time the interrupt line is at logic " 0 ". Any time after the memories are cleared, the 8008 is ready for normal operation.
To reset the flip-flop and also escape from the stopped state, the interrupt line must go to a logic " 1 "; it should be returned to logic " 0 " by decoding the state T1I at some time later than $\emptyset 11$. Note that whenever the 8008 is in a T1I state, the program counter is not incremented. As a result, the same address is sent out on two successive cycles.
Three possible sequences for starting the 8008 are
shown in the following examples. The restart instruction is effectively a one cycle call instruction, and it is convenient to use this instruction to call an initiation subroutine. Note that it is not necessary to start the 8008 with a restart instruction.

The selection of initiation technique to use depends on the sophistication of the system using the 8008. If the interrupt feature is used only for the start-up of the 8008 use the ROM directly, no additional external logic associated with instructions from source other than the ROM program need be considered. If the interrupt feature is used to jam instructions into the 8008, it would then be consistent to use it to jam the initial instruction.

The timing for the interrupt with the start-up timing is shown in the timing diagram. The jamming of an instruction and the suppression of the program counter update are handled the same for all interrupts.

## Example 1:

Shown below are two start-up alternatives where an instruction is not forced into the 8008 during the interrupt cycle. The normal program flow starts the 8008.


Example 2:
A restart instruction is jammed in and first instruction in ROM initially ignored.


Note that during the interrupt cycle the flow of the instruction to the 8008 either from ROM or another source must be controlled by hardware external to 8008.

### 5.2.1 Ready (RDY)

The 8008 is designed to operate with any type or speed of semiconductor memory. This flexibility is provided by the ready command line. A high-speed memory will always be ready with data (tie ready line to Vcc) almost immediately after the second byte of the address has been sent out. As a result the 8008 will never be required to wait for the memory. On the other hand, with slow ROMS, RAMS or shift registers, the data will not be immediately available; the 8008 must wait until the ready command indicates that the valid memory data is available. As a result any type or any combination of memory types may be used. The ready command line synchronizes the 8008 to the memory cycle. When a program is being developed, the ready signal provides a means of stepping through the program, one cycle at a time.


# HNH: MCRICOMMPUIER 

## SECTION B MODULAR MICROCOMPUTER

### 1.0 GNC8, AN 8008 BASED MODULAR MICROCOMPUTER.

The GNC8 is a modular 8008 based prototyping system. This hardware in conjunction with the MONITOR8 software described in Section C allows the user to develop his own hardware system to cater to his particular requirements. The basic GNC8 configuration consists of seven $41 / 2^{\prime \prime} \times 6^{\prime \prime}$ printed circuit boards with the following functions:

### 1.1 GNC8 CPU BOARD (GNC8-1)

This board contains the 8008 CPU, clock generators, state decoding and bus switching control logic.

### 1.2 GNC8 RESTART, TTY I/O BOARD (GNC8-2)

This board contains teletype I/O, reader control and system restart logic.

### 1.3 GNC8 CONTROL/BUFFER BOARD (GNC8-3)

This board contains 8-Bit bi-directional bus switches and address latches.

### 1.4 GNC8 ROM BOARD (GNC8-4)

This board contains $2 \mathrm{~K} \times 8$ of 1702 pROM or 1302 mask programmable ROM.

### 1.5 GNC8 RAM BOARD (GNC8-5)

This board contains $2 \mathrm{~K} \times 8$ of 2102 RAM.

### 1.6 GNC8 INPUT BOARD (GNC8-6)

This board contains three 8 -Bit input channels.

### 1.7 GNC8 OUTPUT BOARD (GNC8-7)

This board contains three 8-Bit output channels. The GNC8 system decodes the time division multiplexed signals from the 8008 to provide a 14-Bit parallel address bus and an 8-Bit bi-directional data bus at normal TTL levels. This modularly expandable bus organized structure allows the memory capacity and type and the number of $1 / O$ ports to be tailored to any particular system requirement. The overall GNC8 system organization is shown below. The GNC8 system is designed to run with 500 KHz symmetric non-overlapping clocks.


GNC8 MODULAR MICROCOMPUTER

### 2.1 CPU BOARD (GNC8-1)

The 8008 processor (1) on this board requires 2 phase non-overlapping clocks. These clocks are generated using $2 \times 74123$ dual monostables. 16A and 16 B are cascaded, with Q of 16 B connected back to A of 16A. This forms an oscillator with a period equal to the sum of the delays of 16A and 16B. The output of 16 B is connected to the negative edge trigger point of $15 B$ and the positive edge trigger point of 15A. 15B produces the $\emptyset 1$ pulse and 15 A the $\emptyset 2$ pulse which are then fed to the 8008 . The 8 data lines of the 8008 are provided with eight $22 \mathrm{~K} \Omega$ pull-up resistors and are only loaded with one LPTTL input each. The 8008 READY line normally is tied to a logic 1 via a $10 \mathrm{~K} \Omega$ resistor. This means that the 8008 will not pause at T3. The READY line is however brought out to PIN 14 of the board to allow the user to run the system with slow memory or to use the READY line to single step through the program. The SYNC signal is buffered out from the 8008 via one low power inverter ( 8 E ) and one medium power inverter 12B. The three state lines S0, S1, and S2 are fed directly to a 3205 one out of eight decoder (6). This decoder only presents a low power input load to the 8008 . The outputs of the decoder are normally high, only going low for the selected output. $\overline{\mathrm{T} 1}$ signal from the decoder is fed via 11 A to 11 B where it is combined with $\overline{\mathrm{S}} .02$. Thus the output of 11 B goes low during $\emptyset 2$ of the second half of the T1 cycle. This signal $\overline{A D L L}$ is used to gate the lower 8 bits of the address, which are valid during T 1 , into the address latches on the control buffer board. ADLL is also used to clock 10 B which samples the decoder T11 output. $\overline{\mathrm{T} 1}$ and $\overline{\mathrm{T} 11}$ are combined in 11 A and will both produce an $\overline{\text { ADLL }}$ sample pulse. $\overline{T 11}$ is generated in place of $\overline{T 1}$ when the processor has just been interrupted. When a $\overline{\mathrm{T} 1}$ state has been generated 10B will hold a low on Q and a high on $\overline{\mathrm{Q}}$ until it is restrobed at the start of the next instruction. 4D, 12C and 4A generate $S .02, S, \bar{S}, \bar{S} . \emptyset 2$ where $S=S Y N C$. During T2 $\overline{A D H L}$ is generated by 9D. This signal is used to gate the upper 6 bits of the address plus control bits CC1 and CC2 into the latches on the control buffer board. $\overline{A D H L}$ is also used to clock 10A which will output a high on Q until $\overline{\mathrm{S}}$ during T 3 when it is reset via 9C. Q from 10A is combined with $S$ in 9A, the output of which is then inverted in 12A. The resultant signal, T3A, is a phase advanced signal synthesized ahead of T3 and is used to generate control signals determining the data flow on the 8-bit data bus. Interrupt signals can originate from the TTY INT signal via 2D or from the system reset push button via 3 C and 3 B . With the TTY in the idle state, the signal at pin 9 of 11 C is a steady high state. When the push button reset is not depressed INTA is held low and hence the output of 11C is low and the input of 13B high. When the push button reset is pressed however, INTA is pulled high by the $10 \mathrm{~K} \Omega$ pull-up resistor and INTB is grounded. As a result 3B outputs a high and

3C a low which produces a low to high transition at the output of 11C and a high to low transition at the input of 13 B is transmitted to the Q output of 14 , which provides the interrupt to pin 18 of the 8008 . When the interrupt has been acknowledged and a $\overline{\mathrm{T} 11}$ state generated, the high level from 10B is combined with T2 and $\bar{S} . \emptyset 2$ in 5A which outputs a low, clearing the interrupt request from 13B and 14.
Two control bits CC1 and CC2 from the latch on the control buffer board are decoded by 4C and 4B. 4C outputs a high for a PCC cycle (input/output operation) and 4B outputs a high for a PCW cycle (write cycle). The WRITE control signal is generated as follows:
During a non PCW cycle 5B always outputs a high and has no effect on 13A which will be set with a high output on its $\overline{\mathrm{Q}}$ terminal (i.e., the RAM is in the read mode). When the cycle is a PCW cycle, however, 5B will output a low during S. $\varnothing 2$ of T3 which will set 13A with a low output on $\overrightarrow{\mathrm{Q}}$ (i.e. the RAM is in the write mode) until 13A is cleared again by the clock at the end of $\bar{S} . \emptyset 2$.

During a PCC cycle the output of 4 C is high and this signal goes to 5 C . In addition 5 C receives $T 3 A$ and $(A 12+A 13)$. The (A12 + A13) signal comes from the control buffer board and is high if the PCC operation is an output operation. Thus for an output operation $\overline{A L B E}$ goes low during T3A. Similarly OUT is low during S.D2 of T3A during an output operation. $\overline{A L B E}$ is used to transmit data from the low order 8 Bit address latches back onto the data bus. $\overline{O U T}$ is used to strobe the output board decoder and hence the output latches.

DOE is supplied by 3D. DOE is high except during T3A of a non PCW instruction. (i.e., during T3A when no write to RAM is being performed). DOE when it is high allows the 8008 data output to control the 8 Bit data bus. DOE is inverted and supplies a high to 7 B during T3A when no write to memory operation is being performed. 7B is in addition fed with a high from 4 C during a PCC operation, and with a high from $(\overline{\mathrm{A} 12+\mathrm{A} 13})$ via 2 C , when the PCC operation specifically is an input operation.
During $\bar{S} . \emptyset 2$ in T4 of a PCC input operation the condition flip-flops S, Z, P and C are available at the 8008 data outputs D0, D1, D2 and D3 respectively. In this specific time slot FS becomes high via 7A and 2 E . This line can be used to sample the condition flip-flops, but is not used in the basic MOD8 configuration. During the presence of an acknowledged interrupt, during T3A of a non PCW instruction $\overline{\mathrm{BS}}$ will go low, giving control of the 8 -Bit data bus to the restart TTY I/O board. During T3A of a non PCC/ nonPCW (i.e., PCI or PCR cycle) and not during an acknowledged interrupt 7C will receive all high inputs, causing MRE to go high via 2F. Whilst MRE is high the memory has control of the 8-Bit data bus.

## HCBE MICROEDMPUTER



| COMPONENT | SOLDER |
| :---: | :---: |
| SIDE | SIDE |
| A. +5 V | 1. +5 V |
| B. 8 во | 2. WRITE |
| C. 881 | 3. MRE |
| D. 882 | 4. OUT |
| E. 8 B3 | 5. INP |
| F. 8 B4 | 6. FS |
| H. 885 | 7. IBS |
| J. 8 B6 | 8. TTY INT |
| K. $8 \mathrm{B7}$ | 9. INTA |
| L. DOE | 10. INTB |
| M . | 11. |
| N. A12+A13 | 12. -9 V |
| P. CC1 | 13. |
| R. $\mathrm{CC2}$ | 14. READY |
| S. ALBE | 15. |
| T. $A D B H$ | 16. |
| U. ADLL | 17. |
| $v$. | 18. |
| w. | 19. |
| X. | 20. |
| Y. | 21. |
| 2. ov | 22. OV |

GNC8-1 PRINTED CIRCUIT CARD

## CHNH: MCROCOMPUTEB



GNC8-1 (CPU) CIRCUIT SCHEMATIC

## HNH: MICROCOMPUIER

### 2.2 RESTART AND TTY I/O BOARD (GNC8-2)

The push button reset on this board normally holds INTA low and 9C outputs a high and 9D a low. If the TTY generates an interrupt $\overline{\mathrm{BS}}$ goes low and the lower diode array forces 11000000 onto the 8 -Bit data bus via $2 \mathrm{C}, 2 \mathrm{~B}, 2 \mathrm{D}, 2 \mathrm{~A}, 1 \mathrm{C}, 1 \mathrm{~B}, 1 \mathrm{D}$ and 1 A . This is an LAA (i.e., NOP) instruction jammed into the MF8008 on receipt of a TTY interrupt. This has the effect of releasing the MF8008 from the stopped state which it enters in the MONITOR8 software when waiting for TTY input to commence. If the push button reset is pressed INTA goes high and INTB is taken low. This forces 9 D to output a high and 9C to output a low. When $\overline{\mathrm{BS}}$ now goes low, as a result of the interrupt generated by pressing the push button reset, the upper diode array forces 00000101 onto the 8 - Bit data bus via $2 \mathrm{C}, 2 \mathrm{~B}, 2 \mathrm{D}, 2 \mathrm{~A}, 1 \mathrm{C}, 1 \mathrm{~B}, 1 \mathrm{D}$ and 1 A . This is an RST (restart) at address zero instruction jammed into the MF8008 on receipt of a push button reset interrupt. This has the effect of restarting execution at the beginning of the MONITOR8 software.
TTY INT enable is normally held high by a $10 \mathrm{~K} \Omega$ pull-up resistor enabling 7D to pass signals from the TTY input. In the idle mode the TTY provides closed contacts between $1 N+$ and TTY IN - hence the TTY input buffer provides a high to 3D which in turn provides a low to the other input of 7D. The
output of 7D is normally low and this is the TTY INT signal fed to the CPU board. When a start bit is received from the TTY, the TTY input buffer output goes low and the TTY INT signal now transistions from low to high. This causes a TTY interrupt to be generated on the CPU board. After the TTY input routine has been entered $\overline{\mathrm{NP}}$ is pulled low at the centre of each of the incoming data bits from the TTY. The software also selects output 0 of the one out of eight decoder 4. Thus at the sample time for each of the incoming bits the output of 3 A goes high transmitting the incoming information onto DBO of the 8-Bit data bus via 7A.
To transmit information out to the teletype, the software provides a high on A12 and a low on OUT, causing the normally high output of 7 C to go low. The software in addition selects output 2 of the one out of eight decoder 4 to go low for a TTY output operation. Thus, the output of 3B will go from its normally low state to a temporarily high state. This gates the outPut information from DB0 on the 8-Bit data bus via 7 B to the $\overline{\mathrm{TO}}$ output of latch 8 . The $\overline{1 \mathrm{Q}}$ output of 8 in turn drives the TTY output buffer. Similarly when the software selects output 3 of 4 to go low DBO is latched to appear on 30 of 8 . This output drives the reader control solenoid, allowing the paper tape reader to be started and stopped under program control.


| COMPONENT | SOLDER |
| :---: | :---: |
| SIDE | SIDE |
| A. +5 V | 1. +5 V |
| B. DBO | 2. OUT |
| C. D81 | 3. ${ }^{\text {NP }}$ |
| D. DB2 | 4. |
| E. BD3 | 5. |
| F. DB4 | 6. |
| H. DB5 | 7. BS |
| J. DB6 | 8. TTY INT |
| K. DB7 | 9. INTA |
| 1. | 10. INTB |
| M. | 11. |
| $N$. | 12. -9 V |
| P. | 13. TTY INT ENABLE |
| R. TTY IN ${ }^{(+)}$ | 14. TTY $\operatorname{IN}(-)$ |
| S. TTY OUT(+) | 15. TTY OUT(-) |
| T. $\mathrm{RC}(-)$ | 16. $\mathrm{RC}(+)$ |
| U. | 17. |
| $v$. | 18. |
| W. A9 | 19. |
| X. A10 | 20. A13 |
| Y. A11 | 21. A12 |
| z. OV | 22. OV |

## GNCB-2 PRINTED CIRCUIT CARD



GNC8-2 (RESTART TTY I/O) CIRCUIT SCHEMATIC

## HNA: MICBOCOMPUIER

### 2.3 CONTROL BUFFER BOARD (GNC8-3)

Packages 1, 2, 10, 11, 5, 6, 7 provide a controlled bidirectional bus switch which communicates between the low power MF8008 8-Bit data lines (8-BO thru 8 -B7) and the 8 -Bit system bus (DB0 thru DB7). The BSE input to 14 D and 14 C is normally held high via a $10 \mathrm{~K} \Omega$ pull-up resistor. The BSE line is brought out to allow isolation of the MF8008 from the 8-Bit system data bus by disabling the bus switch. This feature is included to allow the implementation of a DMA facility if required. Normally, the direction of data flow is determined by the DOE control signal. When DOE is high data flows from the MF8008 data bus to the system data bus. When DOE is low data flows from the system data bus to the MF8008. The bus switch only presents one LPTTL load on each of the MF8008 data lines. The eight $10 \mathrm{~K} \Omega$ resistors on the system data bus provide pull-up loads for the open collecter buffers on the ROM boards.

7C, 7D and 14A provide a decode function. If A12 or A13 or both are high, the output of 14 A is high. Packages 12 and 13 serve to latch the low order ad dress bits AO-A7 during T1 time. The latches are strobed by $\overline{A D L L}$. Similarly 3 and 4 serve to latch the high order address bits A8-A13 and control bits CC1 and CC2 during T2 time. These latches are strobed by $\overline{\mathrm{ADHL}}$. It will be noted that 74193 up/down counters have been used in place of ordinary latches. This is to allow resetting (RAL) and incrementing (IAL) of the address latches under external control (e.g., during a DMA operation). For normal operation RAL and IAL are rendered inoperative by tying them low and high respectively. Packages 8 and 9 allow A0-A7 latches to output latched information back onto the 8 -Bit system data bus. This transfer is carried out when $\overline{A L B E}$ is low and is used for output operations, where the contents of register A (i.e., the data to be output) will have been entered into latches 12 and 13 during T1 time of the second memory cycle.


| COMPONENT | SOLDER |
| :---: | :---: |
| SIDE | SIDE |
| A. +5 V | 1. +5 V |
| B. DBO | 2. 8 BO |
| C. DB1 | 3. 881 |
| D. DB2 | 4. 8 B2 |
| E. DB3 | 5. 883 |
| F. DB4 | 6. $8 \mathrm{B4}$ |
| H. DB5 | 7. 8 B5 |
| J. DB6 | 8. 886 |
| K. DB7 | 9. 887 |
| L. AO | 10. DOE |
| M. A1 | 11. BSE |
| N. A2 | 12. A12+A13 |
| P. $\mathrm{A}^{3}$ | 13. CC 2 |
| R. $A 4$ | 14. CC1 |
| S. $A 5$ | 15. $\overline{A L B E}$ |
| T. A6 | 16. $\overline{A D H L}$ |
| U. A7 | 17. $\overline{A D L L}$ |
| V. 48 | 18. $\mid A L$ |
| W. A9 | 19. RAL |
| $\times$ X. A10 | 20. A13 |
| Y. A11 | 21. A12 |
| 2. ov | 22. ov |

GNC8-3 PRINTED CIRCUIT CARD

## 



GNC8-3 (CONTROL BUFFER) CIRCUIT SCHEMATIC

## HNH: MICROCOMPUIER

### 2.4 ROM BOARD (GNC8-4)

Packages $13,12,10,9,7,6,5$ and 4 provide $2 \mathrm{~K} \times 8$ of 1702 pROM or 1302 mask programmable ROM. All eight ROM's are addressed by A0-A7. A8-A10 are decoded by a one out eight decoder (11). The decoder outputs are used to select each of the 8 ROMS via their $\overline{C S}$ control lines. The data from the selected ROM is buffered onto the 8 -Bit system data bus by 1 and 2 which are open collector buffers. The ROM board
select is determined using $\overline{E 1}, \overline{E 2}$, and E3, the select lines on 11. A11, A12 and A13 are buffered through cascaded low power inverters allowing access to both the addresses and their complements. A13 or $\overline{\mathrm{A} 13}$ (which ever is chosen) is combined with the MRE control signal in 8D. When the ROM board is not selected 1 and 2 are open circuit, allowing control of the 8 -Bit system data bus by other sources. The board select option shown on the schematic replicates the SIM08 ROM address space.


GNC8-4 PRINTED CIRCUIT CARD

## HTH: MIEROCOMPUTEE



GNC8-4 (ROM) CIRCUIT SCHEMATIC

### 2.5 RAM BOARD (GNC8-5)

Packages $19,17,14,12,9,6,3$ and 1 provide $1 \mathrm{~K} \times 8$ of MF2102 RAM similarly $20,18,15,13,10,7,4$ and 2 provide a further $1 \mathrm{~K} \times 8$ of RAM. The WRITE control line dictates whether the RAM is in the read or write mode. The RAM is in the write mode when WRITE is low. The RAM outputs are buffered onto the 8 -bit system data bus via 16 and 5 . The sixteen RAMS are directly addressed by A0-A9. The RAM board select
is performed by the one out of eight decoder (8). This decoder decodes A10-A12. The board select code for each $1 \mathrm{~K} \times 8$ of RAM is determined by moving the output tap on 8 . The connection shown on the schematic replicates the SIM08 RAM address space. The decoded board select signal is inverted and combined with the MRE control line in 11B, which in turn controls the output buffers from the RAM board.


| COMPONENT | SOLDER |
| :--- | :--- |
| SIDE | SIDE |
|  |  |
| A. $+5 V$ |  |
| B. DB0 | 1. $+5 V$ |
| C. DB1 | WRITE |
| D. DB2 | 3. MRE |
| E. DB3 | 4. |
| F. DB4 | 5. |
| H. DB5 | 6. |
| J. DB6 | 7. |
| K. DB7 | 8. |
| L. AO | 9. |
| M. A1 | 10. |
| N. A2 | 11. |
| P. A3 | 12. |
| R. A4 | 13. |
| S. A5 | 14. |
| T. A6 | 15. |
| U. A7 | 16. |
| V. A8 | 17. |
| w. A9 | 18. |
| X. A10 | 19. |
| Y. A11 | $20 . A 13$ |
| Z. OV | $21 . A 12$ |
|  | $22 . O V$ |

GNC8-5 PRINTED CIRCUIT CARD

## CNM: MICHOCOMPUIEB



## HTH: <br> MICROCOMPUTER

2.6 INPUT BOARD (GNC8-6)

This board provides 38 -Bit input ports. The input port select is decoded in a one out of eight decoder fed from A9-A11. This allows a system total of eight
possible 8-Bit input ports. The one out of eight decoder is controlled by the $\overline{\mathrm{NP}}$ control signal. When this signal is low, an input function is being performed. The selected 8-Bit input port is then gated onto the 8 -Bit system data bus.


GNC8-6 PRINTED CIRCUIT CARD

## HNH:



GNC8-6 (INPUT) CIRCUIT SCHEMATIC

## HTH: $\quad$ MLCRICOMPUIER

### 2.7 OUTPUT BOARD (GNC8-7)

This provides 38 -Bit output channels. DBO-DB7, the 8-Bit system data bus is buffered in via open collecter buffers with $10 \mathrm{~K} \Omega$ pull-up resistors on their outputs. Up to 248 -Bit output ports can be accomodated by the system. They are selected by a one out of eight decode performed on A9 - A11. For an output function A12, A13 can furthermore have

3 states 10, 11 and 01. These additonal select signals are decoded and combined with the one out of eight select signals, to yield a total of 24 output port select combinations. The one out of eight decoder is enabled by OUT being low. This corresponds to an output function being performed. When a particular output port is selected its 8-Bit data latch is strobed to latch the information currently being fed in from the 8 bit system data bus.


| COMPONENT | SOLDER |
| :---: | :---: |
| SIDE | SIDE |
| A. +5 V | 1. $+5 v$ |
| B. DBO | 2. OUT |
| C. DB1 | 3. |
| D. $\mathrm{DB2}$ | 4. $01 \square$ |
| E. DB3 | 5. 02 |
| F. DB4 | 6. 03 |
| H. D85 | 7. 04 |
| J. D86 | 8. 05 |
| K. OB7 | 9. 06 |
| L. 00 | 10. $07-$ |
| M. 01 | 11. $00 \rightarrow$ |
| N. 02 | 12. |
| P. 03 | 13. 01 |
| R. 04 Set 0 | 14. 02 |
| S. 05 | 15. 03 |
| T. 06 | 16. 04 |
| U. $07-$ | 17. 05 |
| V. 00 - Set 1 | 18. 06 |
| W. A9 | 19. 07 |
| X. A10 | 20. A13 |
| Y. A11 | 21. A12 |
| 2. OV | 22. oV |

GNC8-7 PRINTED CIRCUIT CARD

## HNH:




### 3.0 GNC8-8 BACKPLANE AND pROM PROGRAMMER

### 3.1 INTRODUCTION

The GNC8-8 printed circuit board was designed to interconnect a full set of GNC8 boards into a microcomputer configuration with PROM programming capability. With the inclusion of the seven PROM MONITOR 8 software, power supplies and a teletype, the system becomes an interactive tool for use in all phases of program development and execution.

The following features highlight this product application:
(1) Lends familiarity with the use and operation of the GNC8 family of circuits.
(2) Interactively recognizes and interprets 8008 assembly language mnemonics.
(3) Loads and dumps in symbolic, octal or BNPF formats.
(4) Executes programs, with or without trapping (breakpoint).
(5) Edits in octal representation any portion of R/W (RAM) memory.
(6) Allows real-time execution, I/O interconnects, and probing of signal lines.
(7) Copies, lists, and programs 1702/1702A type PROM's.

### 3.2 PHYSICAL DESCRIPTION

The GNC8-8 is made up of a double sided printed circuit-board mounted on a $13.5 \times 5.0 \times 2.0$ inch aluminum chassis. The chassis serves only as a holding medium for the PC card. The unit is intended to be powered from external supplies through the Molex connector provided. Also provided is an Amphenol communication connector mating with the appropri. ate receptacle on the card. This serves to connect the teletype to the systern.

Power requirements depend on the number of GNC8 cards included in the system with maximum limits as indicated:

| Voltage | Max. Requirement |
| :--- | :--- |
| +5 | 3.5 A |
| 9 | 1.5 A |
| +75 | $750 \mathrm{~mA}\left(20^{\prime} ;\right.$ duty cycle $)$ |
| $(+12)$ | $250 \mathrm{~mA}($ for 8080 only) |

The six 8 bit input/output channels are brought out to wire wrap pin headers mounted on dual $0.100^{\prime \prime}$ centers; this permits cabling of $1 / O$ signals using standard ribbon cable connectors.

### 3.3 FUNCTIONAL DESCRIPTION

Over one half of the 13.5 by 5.0 inch board is taken up by interconnect, nine P.C. edge connectors, a power receptacle, a TTY receptacle, a push button switch, and a set of $1 / O$ cable receptacles. The re maining surface is occupied by the PROM program mer hardware, including the 24 pin zero insertionforce socket.


MOLEX 1261P (ON BOARD)

*Not used in 8008 application

## GNC8 POWER SUPPLY CONNECTOR

3.3.1 Backplane Section - The nine PC edge connectors and various receptacles are inter-connected as shown on backplane drawing. Four memory slots are allotted for GNC8-4 and GNC8-5 boards. Two slots are provided to accept either GNC8-6, GNC8-7 or compatible user-designed I/O boards. The remaining three board slots are specifically assigned to GNC8-1, GNC8-2, and GNC8-3 boards.
The two signal lines INTA and INTB are connected to an SPDT momentary push button switch as shown below.


- The GNC8-2 TTY•RST edge-connector is pinned out in a similar fashion to an $1 / O$ socket with the six TTY lines and the two RESET SW lines as in out data. Two extra control lines, TTY INT and $\overline{\mathrm{IBS}}$, link this board with the CPU board and serve as interrupt request and acknowledge.
- The GNC8-1 and GNC8-3 edge connectors are interconnected to form the bus-oriented processing element. The signal lines BSE, IAL, and RAL are also wired commonly and extended into the memory field. The READY signal line is brought out of the CPU socket and connected to all four memory sockets; in a similar fashion, four yetunassigned tracks also link the CPU socket and the memory field. The above eight lines are not active in the present design of the GNC8 system and are included in the backplane for future expansion. The user may want to use these in the design of custom memory cards or such.


[^0]GNC8-8 PRINTED CIRCUIT BACKPLANE

- The RAL line is jumpered to ground externally in all GNC8-8 backplanes; this is necessary for the proper normal functioning of the GNC8-3 buffer board.
- An extra power track is brought from Pin 5 of the power receptacle to Pin M of the CPU board socket, again for future use of third-generation microprocessors.
- The present design of GNC8-4 and GNC8-5 cards only make use of the Bi-Directional data bus, the 14-bit address bus, the two signal lines MRE and $\overline{\text { WRITE }}$, and power. Future GNC boards or user designed memory boards may use the other interconnects.
- Both I/O card sockets are identical; the lettering on the backplane drawing assigns one slot to GNC8-6 and one to GNC8-7 only for correspondence in the connector assignment map. All six cable headers have the same bit pin-out assignment as shown by the lettering.

The backplane drawing shows a top view of the GNC8-8 board with card slot assignment and receptacle identification.
3.3.2 pROM Programmer Selection - The PROM Programmer included on the GNC8-8 board is designed as a peripheral I/O device to the microcomputer and as such includes an address decoder and tri-state data bus buffers. Under software control it is capable of programming both the standard 1602/ 1702 and the faster 1602A/1702A PROM devices. An external 75 volt supply is required. This supply should be capable of .75 amps at $20^{\prime}$ ' duty cycle and need not be regulated. The $1 / 2 \mathrm{amp} 50$ volt ( AC ) transformer is sufficient if a large capacitance is included after the full-wave bridge.

The PROM programming hardware can be functionally broken down into the following:
(1) Timing generator
(2) Voltage switch/regulator
(3) 1/O address decoder
(4) Data latch/driver/buffer
(5) Address latch/driver

IC 12 in conjunction with IC13b and IC13c forms two independent gated multivibrators with cycle times of 150 msec and 15 msec respectively. IC 7 acts as a two bit output port, latching DB1 and DB2 during the execution of an OUT 013 instruction. If either bit is set the corresponding multivibrator will be enabled. IC15a, when triggered by either of the oscillators generates a 3.25 msec program voltage enable pulse (PVE). The leading edge of the PVE signal triggers a 60 usec address complemented $\overline{\text { ADCMP }}$ signal via IC14a. IC44b delays the PVE signal by 155 usec before triggering IC15b which gives a 3.0 msec program voltage pulse (PVP).

During a program cycle (PVE = logic 1) $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ are turned off by the $\overline{P V E}$ signal letting $V_{D D S}$ be pulled to 0.7 volts through $\mathrm{D}_{1}$. IC16b, $\mathrm{T}_{3}$ and $\mathrm{T}_{4}$ buffer the $\overline{\text { PVE signal which in turn enables the pass transistor }}$ $\mathrm{T}_{5}$ during the program cycle. $\mathrm{T}_{6}$ acts as a current regulator by shunting $\mathrm{T}_{5}$ base drive during excessive loading. The MC7805 forms a floating regulator ad justed to give $\mathrm{CS}_{\mathrm{S}}$ of +48 volts.
$V_{\text {BBS }}$ is normally held at +5 volts by diode D4 and is clamped at 60 volts during programming by diodes D2 and D3. The program pulse is normally held at +5 by IC16e and diode D6. During the program cycle the pass transistor $T_{7}$ is normally conducting, pulling PRGS $_{S}$ to +48 volts. When IC15b generates the PVP signal $T_{8}$ is turned on, removing $T_{7}$ base drive and PRGS is pulled to ground through the 10 K resistor.

Diodes D7 and D8 allow $V_{\text {CCS }}$ to swing from +5 during reading, to +48 during programming. $V_{G G S}$ is pulled from 9.0 during reading to +12 volts during programming by diode $\mathrm{D}_{5}$. A light-emitting diode is tied to $\mathrm{CS}_{\mathrm{S}}$ to serve as programming indicator.

The I/O port strobe signals are generated by IC6 using the GNC8 $\overline{\mathrm{NP}}$ and $\overline{O U T}$ pulses and desired addresses as decoded by IC4.

IC2 is an 8 bit address latch addressed as OUTPUT PORT 010 by the GNC8 system. During the first 60 usec of the programming cycle $\overline{\mathrm{ADCMP}}$ causes IC10 and 11 to complement the address before buffering by T9 through T16. IC1, addressed as OUTPUT PORT 011, forms an 8 bit data latch. During the program cycle the $\overline{\text { PVE }}$ line allows transferring this data via IC8 and IC9 to the data drivers T17 through T24. Note that the data to be programmed is complemented by the MONITOR 8 software. During a read cycle the $\overline{P V E}$ line is held at 1 , inhibiting all the data buffers. IC3 and IC5 form an input port, address an INPUT PORT 001, sensing the ROM data through diodes $D_{11}$ to $D_{18}$ and feeding the data back to the GNC8 data bus.

The standard MONITOR 8 software includes a programming routine which will allow programming of standard devices in 2 - 3 minutes and 1602A/1702A devices in approximately 1 minute. The routine checks the ROM data byte following each programming pulse. When the data becomes valid, after " $n$ " program pulses, the routine proceeds to cycle the programmer for 4 Xn more pulses.

To accommodate 1602A/1702A devices Monitor 8 changes the programming duty cycle from $2 \%$ to $20 \%$. After receiving the initial and final address to be programmed the programming routine will respond with CR/LF "///". The user must then type an " $A$ " or " $N$ " to determine the timing loop. Typing $A$ will give a program pulse cycle of $20 \%$ for 1702A types and an " $N$ " gives approximately $2 \%$ duty cycle for normal devices. Under no condition should standard devices be programmed with excessive duty cycles.

## ETH: MICBICOMMPUIEB



GNC8-8 (pROM PROGRAMMER) SCHEMATIC (Sheet 1 of 2)

## HVB: MICROCDMPUIER




PROGRAMMING SOCKET


TYPICAL DATA DRIVER


TYPICAL ADDRESS DRIVER

It should be noted that attempting to program a standard device using 1602A/1702A timing (20\%/, duty cycle) will destroy the device. Note also that the unprogrammed state for an A series device is all zeros whereas for standard devices it is all ones.

The MONITOR 8 software sees the PROM programming station as an extended memory location, and thus the DUMP OCTAL, DUMP SYMBOLIC, DUMP BNPF and COPY routines will access data from that socket when addresses in the range 200000 through 200377 are specified.

### 3.4 SET UP PROCEDURES

The GNC8-8, and in turn all GNC8 boards are supplied with power through the MOLEX 1612 R connector provided. Care should be taken to assure correct polarity and placement.

The Microcomputer and MONITOR 8 software have been developed to interface with a model ASR - 33 teletype set up for full duplex 20 mA current loop serial transmit/receive and incorporating a relay in the tape reader drive circuit. The following procedure can be used to verify that the teletype is in a compatible mode.

1. Disconnect mains line cord.
2. Remove cover.
3. Referring to the TTY layout and modification drawing locate the current source resistor. Verify that the BLUE wire is on the 1450 OHM tap; change if necessary.
4. Locate terminal strip at rear; remove protective strip.
5. Verify that the VIOLET wire is on terminal screw $\# 9$; if it is on $\# 8$, change accordingly.
6. Verify that both the WHT/BLU and BRN/YEL. wire are on terminal screw $\# 5$. One could be on $=4$ and the other on $\# 3$; if so, change accordingly.
7. Check if a reader relay is incorporated; most teletype supplied through minicomputer manufacturers will include the modification. If a reader relay is not included, one must be built and included; refer to the drawing for recommended design and installation.

Once the teletype has been found to conform to requirements, there remains to make up the interconnection to the GNC8 microcomputer.

This consists of a six wire cable terminated with the Amphenol connector supplied ( $=57-40140$ ). Any external signal wire already existing must be removed or isolated through a six pole switch. The cable is connected as shown in the drawing.

After both the power and TTY cables have been assembled, the GNC8-8 backplane can be populated with GNC8 boards as per assignment, taking care to insert these with their component side as indicated.

With proper power applied and correct teletype hook up, the RESET switch should cause the MONITOR 8 software to respond with eight dashes on the teletype. All further interactions are as specified in this manual.

## HNH: MICRICOMIPUIER

CIRCUIT CARD


OR
CIRCUIT CARD


AMPHENOL 57-30140
(TTY CABLE)

(1) Relay and passive components mounted on small circuit card (approx. 2"× 2 1/2').
(2) Affix inside teletype with 2 screws on tab near capacitor.

(3) Connect as follows:
(a) Reader retay coil through TTY cable to GNC8 connector.
(b) Relay contacts to lower screws on Mode Switch.
(c) Wire from "Local" screw terminal spliced into Brown wire at connector plug \#4

TELETYPE LAYOUT AND MODIFICATIONS

| 1.0 | Monitor 8 User's Guide | C-2 |
| :---: | :---: | :---: |
| 1.1 | System Start-up(MOD8) | C-2 |
| 1.2 | Addressing | C-2 |
| 1.3 | Monitor 8 Command Summary | C-2 |
| 1.4 | LOC(Set Current Location Pointer) | C-2 |
| 1.5 | DLP(Display Current Location Pointer).... | C-2 |
| 1.6 | Symbolic Program Input | C-2 |
| 1.7 | DPS(Dumo Symbolic) | C-3 |
| 1.8 | LDO (Load Octal) | C-3 |
| 1.9 | DPO(Dump Octal) | C-3 |
| 1.10 | LBF (Load BNPF Format) | C |



## SECTION C <br> SOFWARE GUIDE

### 1.0 MONITOR 8 USERS GUIDE

The monitor 8 software allows symbolic loading and dumping of 8008 programs, and also offers utility editing and manipulation facilities.
1.1 SYSTEM START-UP
(GNC8 HARDWARE CONFIGURATION)
1.1.1 Ensure power off to programmer (if one is included), TTY set to local.
1.1.2 Apply CPU power.
1.1.3 Push Reset button.
1.1.4 Turn TTY to "on line" and push reset again. When TTY is on line and a reset is executed the TTY will type a CRLF and 8 dashes followed by a CRLF. (e.g., reset button pushed -....--TTY response.

### 1.2 ADDRESSING

The memory in the 8008 system is organized into banks. Each bank is 0 to 377 octal ( 256 decimal) bytes in length. When communicating with MONITOR 8 the addresses take the following form:
$\begin{array}{llllll}\mathrm{N}_{5} & \mathrm{~N}_{4} & \mathrm{~N}_{3} & \mathrm{~N}_{2} & \mathrm{~N}_{1} & \mathrm{~N}_{0}\end{array}$
$\mathrm{N}_{0}-\mathrm{N}_{5}$ are octal digits with the following significance:
$\mathrm{N}_{5}=$ Special modifier value 0-3 possible.
$\mathrm{N}_{5}=0$ or 1 memory accessed is normal ROM or RAM.
$\mathrm{N}_{5}=2$ or 3 memory accessed is the pROM in the programming station, if one is attached to the system.
$\mathrm{N}_{4} \mathrm{~N}_{3}=$ Memory Bank Number, value 00-77 possible
$N_{4} N_{3}=00$ to 07 memory accessed is ROM in MOD 8 systems. $\mathrm{N}_{4} \mathrm{~N}_{3}=10$ to 13
Memory accessed is RAM in MOD8 systems.
$\mathrm{N}_{2} \mathrm{~N}_{1} \mathrm{~N}_{\mathbf{0}}=$ Byte location within bank, value 000 to 377 possible.

### 1.3 MONITOR 8 COMMAND SUMMARY

The Monitor 8 system is now ready to load symbolic program input or accept one of the following utility commands.

LOC (Set current location pointer)
DLP (Display current location pointer)
DPS (Dump symbolic)
LDO (Load octal)
DPO (Dump octal)
LBF (Load BNPF format)
DBF (Dump BNPF format)
EDT (Enter edit mode)

XQT (Initiate program execution)
CPY (Copy routine)
TRN (Translate routine)
SBP (Set break-point)
CBP (Clear Break-point)
PRG (Program pROM)

### 1.4 LOC (SET CURRENT LOCATION POINTER)

All data entry and manipulation is done at the address indicated by the current location pointer (CLP). The pointer value is stored and used by the monitor software. After each machine instruction is entered the CLP is updated to point at the next available memory location. The two pseudo operators LOC and DLP allow the user to preset and display the current location pointer.
When LOC is typed the machine responds with a space ( $\mathbf{t} 0$ ). The user must then specify a six digit address (see adressing). After the last address digit has been entered, the machine responds with CRLF and waits for the next command. The monitor software uses RAM addresses 013350-013377 inclusive, but all other addresses are available to the user.

### 1.5 DLP (DISPLAY CURRENT LOCATION POINTER)

If the user wishes to display the CLP, he may type in DLP. The machine responds by typing out the CLP and then performs a CRLF and waits for the next instruction.

NOTE: The CLP is destroyed by several of the monitor routines. When this is the case, the monitor will print 8 dashes on completion of the requested function. In these instances, the user should respecify the CLP using the LOC command before proceeding.

### 1.6 SYMBOLIC PROGRAM INPUT

Once the CLP has been initialized, the user may type in his program. After each mnemonic instruction has been entered, the machine will respond with a CRLF or, if the instruction requires an argument, with a space. All immediate instructions require a 3 digit octal data byte. All jump and call commands require a 6 digit split octal address (see addressing). Input/ output and restart instructions require a 3 digit octal number to specify a port number or restart address. After the instruction and the corresponding argument have been entered, a CRLF will be generated and the next instruction may then be entered. After each entry, the CLP is automatically updated to point to the next available memory location.
There are several bit combinations which will be interpreted by the 8008 as a halt command. The following commands will be interpreted by the monitor as HALT command bit combinations.
Mnemonic Resultant Octal 8008 Interpretation

| HLT | 000 | HLT |
| :--- | :--- | :--- |
| INA | 000 | HLT |
| DCA | 001 | HLT |
| LMM | 377 | HLT |

### 1.7 DPS (DUMP SYMBOLIC)

A symbolic listing is generated by typing DPS. The machine will respond with a CRLF and $a^{*}$ (This is the prompter indicating that the machine requires further address information). The user must now type in the initial and final address, defining the block of code to be dumped. These two addresses must be entered as a 6 digit split octal number (see addressing). When the initial address has been entered, the machine responds with a blank and awaits the final address. Then the final address has been entered the machine responds with 3 CRLF's and commences listing. The listing includes the current memory address, the octal instruction and the mnemonic. For a multi-byte instruction the listed address is that of the first byte of the instruction. Any data fields associated with the instruction (immediate data , addresses, I/0 port numbers or restart addresses) will be printed following the mnemonic. One instruction is listed per line with 62 lines generated per page. An auto paging feature separates each 11" page by 3 CRLF's. Invalid instructions are displayed as? ? ?

### 1.8 LDO (LOAD OCTAL)

Typing LDO will initiate the octal load routine. As in the dump routine, the machine waits for two octal addresses. It then outputs a CRLF and will begin reading in from the keyboard or tape reader. Each line which contains data must have a / symbol to the left of the data field. Each 3 digit octal value which follows the / is interpreted as data. Leading zeros must be included and each value must be separated by at least 1 blank. Any data to the left of the first / is ignored (Note that this is usually the addresses generated by the DPO routine). When the final address specified has been filled, the routine returns to the monitor.

### 1.9 DPO (DUMP OCTAL)

The dump routine will list 8 three digit octal values per line. Each line is started by the current address followed by a /. The user must specify the starting and ending address. When a DPO is typed the machine will respond with a CRLF *. The first valid octal digit (0-7) typed will be interpreted as the beginning of the "initial address"'. (see Adressing). After $\mathrm{N}_{0}$ has been entered the machine will respond with a space. Next the ending address must be typed. After both addresses are entered the machine does a CRLF and stops, allowing time to prepare the paper tape punch. Pushing any key will start the Dump. It will continue until it has typed the final location and then return to the controller.
If a dump of the pROM station is required the address is specified by a 1 or 3 in the modifier bits of the address (see Addressing).

### 1.10 LBF (LOAD BNPF FORMAT)

The BNPF load routine is similar to the octal load routine in its initiation. The initial and final addresses are
entered and any key will initiate the load. A B signifies the start of a data field and $F$ signifies the end. All enclosed characters must be either P's (1) or N's (0). If a format error occurs, the present memory location is displayed followed by a ? and control returns to the monitor.

### 1.11 DBF (DUMP BNPF FORMAT)

If a DBF command is run the machine responds with a CRLF and waits for a starting and ending address. These must have the same format as in an octal dump. After the final address is entered a CRLF is typed and the machine halts. Typing any character will start the dump. Each memory location is listed sequentially, five bytes to a line. The dump or BNPF dump routines as described in this manual will list any portion of memory, including the pROM programming station (if one is attached to the system).

### 1.12 EDT (ENTER EDIT MODE)

The edit mode is entered by typing EDT, The editor responds with a CRLF and types the value of the CLP followed by a /. It is now ready to accept one of the following commands:
nnn - Where $n n n$ is a three digit octal value to be loaded into memory.
b - Display memory value
$\uparrow$ - Decrement the current location pointer
*AAAAAA - Redefine the current location pointer with the value AAAAAA
(a) - Equivalent to $X O T$

R - Return to the monitor
If data is to be loaded it must immediately follow the / symbol. An invalid symbol will cause a CRLF with the CLP retyped. The nnn value is assembled as an 8 Bit word and stored in the memory. Attempting to write into a ROM address will not be flagged, yet the data will not (cannot) be written.
If a blank is entered after the / the current memory location will be displayed. Two options are then available:
a) $\leftarrow \mathrm{nnn}$ Replace the current value with nnn.
b) any other symbol will increment the CLP.

Following the CLP / the editor examines the first character inputted to determine the command. If data is to be input immediately, it must be in the first three locations following the $/$. If the data follows a $\leftarrow$ (used to replace displayed data) the input is relatively format free. The first octal digit will define the replacement data, any other symbols may appear between the $\leftarrow$ symbol and the data. The same is true of the *AAAAAA command. Following the command or data the editor types the new CL.P on the next line and is ready to accept the next command.

### 1.13 XOT (INITIATE PROGRAM EXECUTION)

The XQT command allows the user to start the execution of his program. Following the typing of XOT the machine will respond with a space and wait for the
starting address of the program. The entire user routine is treated as a subroutine which is called from the monitor. The user may return to monitor by including a RET (return) at the end of his routine.

### 1.14 CPY (COPY ROUTINE)

Typing CPY will initiate a copy of blocks of memory. Like the dump and load routines this routine requires a start address and an end address (defining the block to be moved). In addition after the block end address has been entered, the machine will respond with a CRLF* and wait for the entry of a third address, the new start address for the block to be copied. After the third address has been entered, the entire block specified will be copied unchanged starting at the new start address. When the copy has been completed control returns to the monitor.

### 1.15 TRN (TRANSLATE ROUTINE)

Typing TRN when in the monitor mode initiates the translate. This routine is intended for use after a program is running in RAM and it is desired to store it in pROM which will reside in a different bank. No movement of data occurs, but all jump and call addresses which are internal to the bank will be changed to reflect the new specified bank. This routine again requires a start of block and an end of block address, to define the block to be operated on. After the second address has been entered, the machine responds with a CRLF. The machine is now waiting for two three digit octal bank numbers(possible range 000 to 077). After the first bank number has been entered (the source bank number), the machine responds with $\mathrm{a} \leftarrow$ and waits for the second bank number (the destination bank number). After the second bank number has been entered, the machine searches the specified block for all call and jump references to the source bank and changes these to refer to the destination bank. When the changes have been completed, the machine returns to the monitor mode.

### 1.16 SBP (SET BREAK-POINT)

Break-points allow the tracing of program flow during its execution. If a RST 060 command is encountered during program execution the monitor software will print out the contents of the carry flag. A B C L and H registers, the memory contents addressed by the H and $L$ registers and then return to the monitor software.
The SBP command inserts a RST 060 command at the address specified by the user. The address at which the break-point is inserted and the instruction originally found there is retained by the monitor. Before setting subsequent break-points, the monitor will first restore the data at the previous break-point location.

### 1.17 CBP (CLEAR BREAK-POINT)

The CBP command will restore the data at the present break-point location.

### 1.18 PRG (PROGRAM pROM)

The monitor software also contains the facility for controlling a pROM programming station if one is
attached to the system. The programming routine is entered by typing PRG. The programming routine will allow programming a pROM with data presently located in memory. An initial and final address must be specified. The routine will program the data from specified location to the corresponding word location within the ROM.
e.g. 010177 Location 177 of the pROM
e.g. There is a one to one correspondence between the address being read within a bank and the address being programmed in the pROM.

To accomodate 1602A/1702A devices it is necessary to change the programming duty cycle from $2 \%$ to $20 \%$. After receiving the initial and final address to be programmed the programming routine will respond with CRLF "\%". The user must then type an " $A$ " or " N " to determine the timing loop, Typing A will give a program pulse duty cycle of $20 \%$ for 1702A types and an " N " gives approximately $2 \%$ duty cycle for 1702 devices. There is no check for validity of the constants entered and under no condition should standard devices be programmed with excessive duty cycles.

The programming routine will first check if the PROM data is equal to the program data. If the byte patterns are identical the routine proceeds to the next address. If the location must be programmed the device is hit with a single program pulse and the data is again checked against the desired data. When the data is finally read as being valid, after $B$ program pulses, the device is hit with an additional $4 \times \mathrm{B}$ program pulses.
It should be noted that attempting to program a standard device using 1602A/1702A timing ( $20 \%$ duty cycle) will destroy the device. Note also that the unprogrammed state for an A series device is all lows whereas for standard devices it is all highs.

### 1.19 CONTROL A

Included in the TTY input routine is a check for the CTRLA key. Depressing the CTRL button and A key simultaneously will cause the machine to immediately return to the monitor routine, and is equivalent to a monitor restart.

### 1.20 RUBOUT

Octal data input routines will accept a RUBOUT command. Each time the RUBOUT key is pressed a $\leftarrow$ symbol is printed and a character is deleted. Typing two RUBOUTS will delete two characters etc. The rubout routine for octal values will "back space"' only to the beginning of the field. Data is represented by 1 field (or byte) whereas addresses are represented by two bytes (fields). The routine will type a $\leftarrow$ for each RUBOUT until it reaches the beginning of the field where it will accept a RUBOUT but will not type any symbol and will not continue to back space.


HNH: SOIFTWARE GIIIII
HTHES SOFTWARE IISIING
1.0 Monitor 8 Software Listings

D-2

# HMC: SOTIWARELISIING 

## SECTION D SOFTWARE LISTING

### 1.0 MONITOR SOFTWARE LISTINGS

This section contains a complete listing of the MONITOR 8 software. In addition it contains a list of the eight reset points (restart 0-7) and a list of entry points for the MONITOR 8 subroutines. To save the time required to recode this software, the complete software package, 7 ROM's, may be purchased from Microsystems International Limited at a nominal surcharge over the normal component price, to cover the cost of programming the ROMs.

| RESET ND. | RESET INDEX FUNCTION |
| :---: | :---: |
| RST 000 | COLD SIART, GENERAL RESTART |
| RST 010 | G8 T0 RGM 7 (FOR USER) |
| RST 020 | QUTPUI AN ASCII Character |
| RST 030 | INPUI AN ASCII CHARACTER |
| RST 040 | TEST FGR RUBQUT |
| RST 050 | SEARCH FOR CHARACIER IN ' $E$ ' |
| RST 060 | EREAKPOINT EXECUTE |
| RSI 070 | IIMING LOEP |

SUBRDUTINE INDEX
(START ADDRESSES BF MANY OF THE RQUTINES USED HERE, WHICH MAY BE USABLE IN OTHER SEFTWARE)

## START ADDRESS FUNCTIGN

000013 gUTPUT CARRIAGE RETURN AND LIME FEED
000177 TEST FOR OCTAL CHARACTER
0002053 DIGIT OCTAL INPUT (CEMPRESSED TD 1 BYIE)
0002533 DIGIT GCTAL gUTPUT (USED T® DISPLAY 1 BYIE)
000311 ADDRESS INCREMENI (USES CLP-LEC 013377,013376)
000326 ADDRESS DECREMENT
000344 ADDRESS CGMPARE (CLP,CLP-1)
000362 C OMPARE AND INCREMENT (USED TO TEST FGR END OF ROUTINE)
001000 OCTAL DUMP (DPO)
001023 FETCH DATA FRGM LQCATION ADDRESSED BY CLP
001047 DISPLAY DATA AT CLP
001055 DISPLAY BLANK, CLP (ADDRESS)
001073 QUTPUT CR/LF, CLP
001111 PUT DATA INIG CLP
001120 GCTAL INPUT (LDE)
001200 INPUT AN ADDRESS (2 BYTES)
001236 GCTAL EDITOR (EDT)
001336 INDIRECT JUMP
001353 CLEAR BREAKPOINT (CBP)
002000 PRGM PRgGRAMMING ROUTINE (PRG)
002110 SET UP CLP (LEC)
002115 DUMP IN BNPF FORMAT (DBF)
002201 LøAD IN BNPF FGRMAT (LBF)
002257 BANK TO BANK TRANSLATE (TRN)
002347 SET BREAKPGINT (SBP)
003000 CGNTROLLER RQUIINE
003131 GENERAL ERRGR ROUIINE
003150 TABLE SEARCH
003244 BREAKPOINT EXECUTE
005063 REGISTER DECGDE
005313 PRINI 3 ASCII BYIES
000000 / 006 LAI 001 (RST 000) C®LD STARI
000002/ 125 GUT 012 IDLE ITY
000003/250 XRA
000004/ 127 bUT 013 IDLE PTR
000005/ 104 JMP 003000 GQ T CENTROLLER
000010/ 104 JMP 007000 (RSI 010) USERS RøUTINE
000013/ 016 LBI 215 (CR) CR/LF RQUTINE
$000015 / 025$ RST 020 (LF)
000016/ 016 LB1 212 (LF)

| 000020/ | 026 | LCI | 375 | (RST 020) 0/P ONE CHARACTER |
| :---: | :---: | :---: | :---: | :---: |
| 000022/ | 036 | LDI | 177 | SET UP IIMING |
| 000024/ | 075 | RST | 070 | ISI BIT IS LONGER |
| 000025/ | 104 | JMP | 000140 | CONIINUED ELSEWHERE |
| 000030/ | 006 | LAI | 001 | (RST 030) I/P CHARACTER |
| $000032 /$ | 127 | QUT | 013 | ENABLE PIR |
| 000033/ | 036 | LDI | 302 | SEI UP TIMING |
| $000035 /$ | 104 | JMP | 000075 | CENTINUED |
| 000040/ | 006 | LAI | 177 | (RST 040) RUBQUT IEST |
| $000042 /$ | 271 | CPB |  |  |
| 000043/ | 013 | RFZ |  | not rubgut so return |
| 000044/ | 016 | LBI | 337 | G/P ARROW |
| 000046/ | 025 | RST | 020 |  |
| 000047/ | 007 | RET |  | FLAG SET TO IGNGRE INPUT |
| 000050/ | 035 | RST | 030 | (RST 050) SEARCH FOR CHAR |
| 000051/ | 301 | LAB |  | FETCH I/P IN REGE |
| 000052/ | 274 | CPE |  | COMPARE |
| 000053/ | 053 | RTZ |  | G0T CHAR |
| 000054/ | 104 | JMP | 000050 | try next gne |
| 000057/ | 377 | HLT |  | UNUSED BYTE |
| 000060/ | 104 | JMP | 003244 | (RST 060) XQT BRKPT |
| 000063/ | 301 | LAB |  | I/P (CONT) |
| 000064/ | 074 | CPI | 001 | CNIRL A I/P |
| 000066/ | 013 | RFZ |  | ND-GD AHEAD |
| 000067/ | 005 | RSI | 000 | YES- PANIC AND RESTART |
| 000070/ | 030 | IND |  | (RST 070) TIMING LE日P |
| 000071/ | 110 | JF2 | 000070 | LDOPING |
| 000074/ | 007 | RET |  | DGNE |
| 000075/ | 377 | HLT |  | WAIT FOR I/P I/P(CDNT) |
| 000076/ | 075 | RST | 070 | TIME IST BIT |
| 000077/ | 250 | XRA |  | CLEAR A REG |
| 000100/ | 127 | QUT | 013 | IDLE PIR FOR N $0 W$ |
| 000101/ | 125 | QUT | 012 | START O/P |
| 000102/ | 026 | LCI | 370 | SET UP 1 BII DELAY |
| 000104/ | 036 | LDI | 171 |  |
| 000106/ | 075 | RST | 070 | WAIT FOR IT |
| 000107/ | 101 | INP | 000 | GET BIT |
| 000110/ | 054 | XRI | 377 | CQMPLEMENT I/P |
| 0001121 | 125 | QUT | 012 | ECHO TO O/P |
| 0001131 | 032 | rar |  | RgTATE INTO B |
| 0001141 | 301 | LAB |  | WITH PREVIGUS |
| $000115 /$ | 032 | RAR |  | BITS |
| $000116 /$ | 310 | LBA |  |  |
| 0001171 | 020 | INC |  | BUMP COUNTER |
| 000120/ | 110 | JFZ | 000104 | LODP FGR M®RE BITS |
| 000123/ | 301 | LAB |  | GOT 8 BITS N ${ }^{\text {WW }}$ |
| $000124 /$ | 044 | NDI | 177 | IGNQRE PARITY (MSB) |
| 000126/ | 310 | LBA |  |  |
| 000127/ | 036 | LDI | 171 | $0 / \mathrm{P}$ ST0P |
| 000131/ | 075 | RST | 070 | AND g/P IDLE STATE |
| 000132/ | 006 | LAI | 001 |  |
| $000134 /$ | 125 | OUT | 012 |  |
| 000135/ | 104 | JMP | 000063 | T0 BE CONTINUED |
| 0001401 | 020 | INC |  | g/P (CENT) |
| $000141 /$ | 110 | JFZ | 000022 | KEEP TIMING |
| $000144 /$ | 250 | XRA |  | CLEAR A |
| $000145 /$ | 125 | BUT | 012 | STARI G/P |
| 000146/ | 026 | LCI | 370 | SET UP TIMING |
| $000150 /$ | 036 | LDI | 171 |  |
| $000152 /$ | 075 | RST | 070 | WAIT FGR NEXT BIT |
| $000153 /$ | 301 | LAB |  | FETCH BIT FRGM B |
| 000154/ | 125 | QUT | 012 | AND QUTPUT BIT |
| $000155 /$ | 032 | RAR |  | NQW SET UP THE NEXI |
| $000156 /$ | 310 | LBA |  | BIT, STORE IT IN B |
| $000157 /$ | 006 | LAI | 000 |  |
| $000161 /$ | 032 | RAR |  |  |
| 0001621 | 201 | ADB |  |  |
| 000163/ | 310 | LBA |  |  |
| $000164 /$ | 020 | INC |  | BUMP COUNT |
| $000165 /$ | 110 | JFZ | 000150 | MgRE TO G/P, SØ LGGP |
| $000170 \%$ | c36 | LDI | 171 | DONE |
| 0001721 | 075 | RST | 070 | g/P SIGP AND IDLE BITS |
| $000173 /$ | 006 | LAI | 001 |  |
| 000175/ | 125 | QUI | 012 |  |

## 




```
001130/ 074
001132/ 150
001135/106
001140/ 106
001143/ 104
001146/ 066
001150/ 106
001153/ 106
001156/327
001157/ 066
001161/106
001164/ 372
001165/106
001170/ 066
001172/106
001175/ 104
001200/ 066
001202/ 106
001205/ 016
001207/ 025
0012101 056
001212/ 106
001215/ 061
001216/ 035
001217/ 045
001220/ 110
001223/ 060
001224/307
001225/ 044
001227/ 370
001230/ 106
001233/104
001236/106
001241/106
001244/104
001247/ 035
001250/ 301
001251/ 074
001253/ 150
001256/ 074
001260/ 066
001262/ 150
001265/ 074
001267/ 150
001272/ 074
001274/ 150
001277/ 074
001301/150
001304/ 106
001307/ 013
001310/ 106
001313/ 106
001316/104
001321/ 106
001324/ 035
001325/ 301
001326/ 074
001330/ 152
001333/104
001336/ 066
001340/ 056
001342/ 076
001344/ 060
001345/ 371
001346/ 060
001347/ 370
001350/ 104
001353/ 066
001355/ 056
001357/347
0013601 060
001361/060
0013621 106
001365/ 036
CPI 015 IS IT A CR
JIZ 001123 YES- WAIT FGR ANOTHER SLASK
CAL 0011111 N0- PUT DAIA AT CLP
CAL 000362 CBMPARE AND INCR CLP
JMP 001126 LG0P
LLI 373 SET UP 'L' CQPY (CPY)
CAL OO1205 INPUT NEW SIARI OF BLECK
CAL 001023 SET UP K AND L
LCM FEICH DATA
LLI 373
CAL 001025 SET H,L ID NEW ADR
LMC SIORE DAIA
CAL 000362 INCR FRgM ADR
LLI }37
CAL 000313 INCR IG ADR
JMP 001153 LOGP
LLI 377 SET CLP GET ADDRESS (2 BYTES)
CAL 000013 日/P CR/LF
LBI 252 B/P *
RST 020
LHI 013 CLP PAGE
CAL 000205 GET A BYTE (MS
DCL SET L FBR LS
RSI 030 GET NEXT BYTE
RST 040 RUB-DUT?
JFZ 000213 NQ-GET THE NEW BYTE AS BEFgRE
INL YES-RESIORE L TO MS ADR
FETCH MS BYIE
NDI }370\mathrm{ MASK 3 BITS
LMA SIORE
CAL 000240 GET 3 NEW BIIS
JMP 001215 NOW- THE LS BYTE
CAL 001073 CR/LF+CLP OCIAL EDITOR (EDI)
CAL 001247 PR@CESS LINE (BYIE)
JMP 001236 LODP
RST 03O FETCH I/P
LAB
CPI 122 TEST FER 'R'
JTZ 003014 YES-IHEN RETURN
CPI 052 TEST FOR '*'
LLI 377 SET L T0 CLP
JIZ 002I10 GOTE LQC ROUTINE
CPI 100 TEST FGR 'O'
JTZ 003320 G0 TD XQT
CPI 136 TESI FQR 'UP ARROW'
JIZ 000326 THEN DECR CLP
CPI 040 TESI FOR BLANX
JIZ 001321 PRINT THIS BYIE
CAL 000200 FAILED ALL TESTS, IS I/P GCIAL?
RFZ NO- IGNGRE IT
CAL 001023 YES-SET H AND L
CAL 0002I3 GET 2 MORE DIGITS AND STERE THE BYTE
JMP 000311 INCR CLP AND LGGP
CAL 001047 FETCH AND PRINT DATA
RST 030 I/P MBRE
LAB TO 'A' REG
CPI 137 IS II BACK ARROW
CIZ 000205 YES-REPLACE DATA BYTE
JMP 000311 INCR CLP AND LOQP
LLI 37! INDIRECT JUMP
LHI OI3 SET H,L TO UNUSED RAM
LMI 104 SIBRE 'JMP'
INL
LMB LS ADR IN 'B'
IN
                                MS ADR IN 'A.
    LMA MS ADR IN 'A"
    JMP 013371 GB JMP IN
    LLI 365 CLEAR BREAKPOINT (CBP)
LHI OI3 3 BYTES FOR BRKPT POINTERS
    LEM WHAT WAS INSIR
    INL
    INL
    CAL 001027 SET H AND L
    LDI 100 IS L= 100 (N0 BRKPT SET)
```

| 001367/ | 273 | CPD |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $001370 /$ | 053 | RIZ |  | YES-RETURN UNTGUCHED |
| 001371/ | 374 | LME |  | NG- CLEAR BRKPT |
| 001372/ | 066 | LLI | 367 | REPLACE INSTR |
| 001374/ | 056 | LHI | 013 | PUT 100 IN MS ADR LGCAIIEN |
| 001376/ | 373 | LMD |  |  |
| 001377/ | 007 | RET |  | GO AWAY |
| 002000/ | 016 | LBI | 045 | IYPE 2 PR®GRAMMER (PRG) |
| 002002/ | 025 | RST | 020 |  |
| 002003/ | 035 | RST | 030 | INPUI TIMING CONSIANT |
| 002004/ | 002 | RLC |  | GIVING A $=005$ ( $16024 / 1702 A$ ) |
| $002005 /$ | 002 | RLC |  | $N=071$ (1602/1702) |
| 002006/ | 340 | LEA |  | SAVE AWAY FOR LATER |
| 002007/ | 106 | CAL | 001023 | GET DATA AND SET H AND L |
| $002012 /$ | 306 | LAL |  | GET PRBM ADDRESS |
| $002013 /$ | 121 | QUT | 010 | AND QUTPUT ID PRDGRAMMER |
| 002014/ | 103 | INP | 001 | GEI REM DATA |
| 002015/ | 277 | CPM |  | AND IF NET EQUAL |
| 002016/ | 112 | CF2 | 002027 | Gg PRgGram |
| 002021/ | 106 | CAL | 000362 | INCREMENI ADDRESS POINTER |
| 002024/ | 104 | JMP | 002007 | AND GU BaCk tg test next byte |
| 002027/ | 016 | LBI | 001 | START WITH 1 TRY PRQG. SEQUENCE |
| 002031/ | 106 | CAL | 002051 | Gg Prggram II |
| $002034 /$ | 301 | LAB |  | DATA IS NOW READ AS CDRRECT |
| 002035/ | 002 | RLC |  | SO GVERKILL 4 TIMES |
| 002036/ | 002 | RLC |  |  |
| 002037/ | 310 | LBA |  | B STILL CeUnts tries |
| 002040/ | 106 | CAL | 002051 | GO QVERXILL |
| 002043/ | 011 | DCB |  | UNTIL B |
| 002044/ | 110 | JFZ | 002040 | EQUALS ZERE |
| 002047/ | 025 | RST | 020 | AND GUTPUT NLLL CHARACTER |
| $002050 /$ | 007 | REI |  | INDICATING END 0F byte |
| 002051/ | 307 | LAM |  | GET DATA |
| 002052 / | 054 | XRI | 377 | COMPLEMENT IT |
| 002054/ | 123 | QUI | 011 | AND PUI IT IN IHE BUFFER |
| 002055/ | 006 | LAI | 004 | SET UP FGR THE ISMSEC |
| $002057 /$ | 127 | QUT | 013 | PULSE GENERATOR |
| 0020601 | 250 | XRA |  | HIT IT GNCE |
| 002061/ | 127 | guI | 013 | Giving gne 3.0 MSEC PULSE |
| $002062 /$ | 324 | LCE |  | E STILL HAS TIMING CONSIANT |
| 002063 / | 036 | LDI | 325 | INNER TIME-bUT |
| 002065/ | 075 | RST | 070 | LOBP |
| 002066/ | 021 | DCC |  | IOIAL LDOP TIME IS |
| $002067 /$ | 110 | JFZ | 002063 | 15 MSEC OR 160 MSEC |
| 002072/ | 103 | INP | 001 | HOWS THE DATA LBOK? |
| 002073/ | 277 | CPM |  |  |
| 002074/ | 053 | RIZ |  | If the same return |
| 002075/ | 010 | INB |  | B CQUNTS UNSUCCESSFUL TRIES |
| $002076 /$ | 110 | JFZ | 002051 | IF NQT 377 TRIES IRY AGAIN |
| $002101 /$ | 106 | CAL | 001055 | PRINT CURRENT LECAII ON PGINTER |
| 002104/ | 016 | LBI | 277 | AND IHEN A ? |
| $002106 /$ | 025 | RST | 020 | AND GIVE UP BY DUING |
| $002107 /$ | 005 | RSI | 000 | A COMPLEIE RSTARI |
| 0021101 | 066 | LLI | 377 | ADR DF CLP SET CLP (LGC) |
| 0021121 | 104 | JMP | 003143 | I/P ADR, RET HBME |
| 0021151 | 000 | HLI |  | WAII BNPF DUMP (DBF) |
| 0021161 | 066 | LLI | 371 | SCRATCH LOCATIEN |
| 0021201 | 076 | LMI | 005 | B/P 5 bytes PER LINE |
| 0021221 | 016 | LBI | 240 | N日W, B/P A BLANK |
| $002124 /$ | 025 | RST | 020 |  |
| 0021251 | 106 | CAL | 001023 | GET DATA |
| 0021301 | 360 | LLA |  | SAVE IT IN L |
| 0021311 | 016 | LBI | 302 | 日/P 'B' |
| $002133 /$ | 025 | RSI | 020 |  |
| 002134/ | 046 | LEI | 010 | 8 BITS PER BYTE |
| 002136/ | 306 | LAL |  | Rgtate data in 'l. |
| 002137/ | 002 | RLC |  | PUI NEXI BII IN CARRY |
| $002140 /$ | 360 | LLA |  |  |
| $002141 /$ | 016 | LBI | 316 | SET 'B' T0 'N' |
| 0021431 | 100 | JFC | 002150 | IF BIT IS 0, jump |
| 0021461 | 016 | LBI | 320 | BIT = 1 SO CHANGE ID ' $P$ ' |
| 0021501 | 025 | RSI | 020 | $0 / P$ WHATEVER IT IS |
| $002151 /$ | 041 | DCE |  | GNE MORE BIT DONE |
| 002152/ | 110 | JFZ | 002136 | LөGP IF MORE |


| 002155/ 016 | LBI 306 | DQNE BYTE,g/P 'F. |
| :---: | :---: | :---: |
| $002157 / 025$ | RSI 020 |  |
| 002160/ 106 | CAL 000362 | INCR,CGMP CLP |
| 002163/ 066 | LLI 371 | SET UP 'L' AGAIN |
| $002165 / 317$ | LBM | ONE MORE BYIE B/P |
| $002166 / 011$ | DCB |  |
| 002167/ 371 | LMB |  |
| 0021701110 | JFZ 002122 | Mgre on this line |
| $002173 / 106$ | CAL 000013 | NEW LINE (CR/LF) |
| $002176 / 104$ | JMP 002116 | KEEP GGING |
| 002201/ 300 | LAA | NGP BNPF LDAD (LBF) |
| 0022021046 | LEI 102 | WAIT FGR A 'B' |
| 002204/ 055 | RST 050 |  |
| 002205/ 046 | LEI 370 | WOW 8 BIIS EXPECIED |
| 002207/ 106 | CAL 001023 | SET H,L |
| 002212/ 076 | LMI 000 | clear sbme ram |
| 002214/ 035 | RSI 030 | FETCH Characier |
| 002215/301 | LAB | INTO ' $A$ ' |
| 002216/ 074 | CPI 116 | IS II 'N' |
| $002220 / 150$ | JIZ 002232 | YES- STASH IT |
| 002223/ 054 | XRI 377 | NE -CRMPI.FMFET |
| 002225/ 074 | CPI 257 | IS IT ${ }^{\circ} \mathrm{P}$ ' |
| 002227/110 | JFZ 002101 | NO-ERR 0R |
| 002232/ 032 | RAR | YES- PUI BIT IN CARRY |
| 002233/307 | LAM | GET PREVI OUS BITS |
| 00223 4/ 022 | RAL | RgTate in new bil |
| 002235/370 | LMA | STASH IT |
| 002236/ 040 | INE | COUNT YOUR BITS |
| $002237 / 110$ | JF2 002214 | NOT DQNE,LQOP |
| 002242/ 035 | RSI 030 | YES-GNE MORE CHECK |
| $002243 / 301$ | LAB |  |
| 002244/ 074 | CPI 106 | LaSt character must be an 'f. |
| 002246/ 110 | JFZ 002101 | NQ-PANIC |
| 002251/ 106 | CAL 000362 | YES-INCR CLP, Check lf done |
| $002254 / 104$ | JMP 002202 | LODP If YOU GET HERE |
| $002257 / 066$ | LLI 373 | bank id bank translatestrn) |
| 002261/ 106 | CAL 000205 | FETCH OLD BANK NQ. |
| 002264/ 016 | LBI 337 | O/P BACK ARROW |
| 002266/ 025 | RSI 020 |  |
| $002267 /$ 061 | DCL | FETCH NEW BANK ND. |
| 0022701 106 | CAL 000205 |  |
| 002273/ 106 | CAL 001023 | get data (INSTR) |
| 002276/ 347 | LEM |  |
| 002277/ 106 | CAL 006320 | IS IT 1,2 gR 3 BYIE INSTR |
| 0023021340 | LEA | - ${ }^{\text {a }}$ HAS POINTER ( $0=1 \mathrm{BYTE}$ ) |
| 002303/ 106 | CAL 000362 | INCR CLP ( $1=2 B Y T E)$ |
| 002306/ 304 | LAE | Rgiate pointer ( $3=3$ BYTE) |
| $002307 / 012$ | RRC |  |
| 002310/ 140 | JTC 002302 | LOGP FOR MORE |
| 002313/ 074 | CPI 140 | WAS IT A 3 BYIE INSTR (JMP OR CAL) |
| 002315/110 | JFZ 002273 | NQ-GO ID NEXT BYIE |
| 002320/ 106 | CAL 001023 | YES-SET UP H,L |
| 002323/ 061 | DCL | TO LAST BYTE ØF JMP GR CAL |
| 002324/ 307 | LAM | FETCH BYTE |
| 002325/ 056 | LHI 013 | WAS II QUR MAGIC NG.? |
| 002327/ 066 | LLI 373 |  |
| 002331/ 277 | CPM |  |
| 002332/ 110 | JFZ 002273 | NQ-GE A WAY |
| 002335/ 061 | DCL | YES-GET THE NEW ONE |
| 002336/347 | LEM |  |
| $002337 / 106$ | CAL 001023 | SET UP H, L |
| $002342 / 061$ | DCL | (LS-1) فF Course |
| 002343/374 | LME | REPLACE MS BYIE |
| 002344/ 104 | JMP 002273 | NOW- WE ARE REALLY DONE |
| $002347 / 106$ | CAL 001353 | CLEAR GLD SET BREAKPGINT (SBP) |
| 002352/ 106 | CAL 001200 | FETCH ADR OF NEW BRKPI |
| 002355/ 106 | CAL 001023 | SET UP H,L TO CLP |
| 002360/ 326 | LCL | SAVE H,L |
| 002361/335 | LDH |  |
| 002362/ 076 | LMI 065 | SET RST 060 INTO LOCATIEN |
| $002364 / 056$ | LHI 013 | SAVE THE OLD INSIR |
| 002366/ 066 | LLI 365 |  |
| 002370/ 370 | LMA | IT WAS LEFT IN 'A' |
| 002371/ 060 | INL |  |



| 003201/ 060 | INL |  |
| :---: | :---: | :---: |
| 003202/ 307 | LAM | 2 BYTES GF IT |
| 003203/ 007 | RET | AND RETURN |
| 003204/ 060 | IML | LGOK AT NEXT SYMBDL |
| 003205/ 060 | INL | IN THE TABLE |
| 003206/ 060 | INL |  |
| $003207 / 060$ | INL |  |
| 003210/ 011 | DCB | CIUNT QUR TRYS |
| 003211/ 053 | RT2 | END OF TABLE |
| 003212/ 104 | JMP 003156 | M ${ }^{\text {PRE }}$ TO CHECK |
| 0032151056 | LHI 004 | 3BYIE TABLE SEARCH |
| $003217 / 021$ | DCC | -C' IS COUNTER |
| $003220 / 053$ | RIZ | RETURN WHEN DGNE TABLE |
| 003221/307 | LAM | NOW LOQK AT IHE FIRST ENTRY |
| $003222 / 060$ | INL | CGMPARE WITH DATA |
| 003223/ 273 | CPD | JMP IF NGI LIKED |
| $003224 / 110$ | JFZ 003237 | 2ND ENTRY AS ABgVE |
| $003227 / 307$ | LAM |  |
| $003230 / 274$ | CPE |  |
| $003231 / 110$ | JF2 003237 | AND JUMP, MAYBE |
| $003234 / 060$ | IWL | FEICH DAIA FRGM TABLE |
| $003235 / 307$ | LAM |  |
| $003236 / 007$ | RET | RETURN TO LDS RGUTINE |
| $003237 / 060$ | INL | NEXT ENTRY |
| 003240/ 060 | IWL | EDAP AND TRY AGAIN |
| 003241/ 104 | JMP 003217 | L日gP AND TRY AGAIN |
| $003244 / 345$ | LEK | BRKPI EXECUTE |
| 003245/336 | LDL | SAVE L,H LQSING D,E |
| 003246/ 066 | LLI 364 | SAVE REGISTERS A-E |
| $003250 / 056$ | LHI O13 | IN RAM (LGC 013364 T0 013360) |
| $003252 / 374$ | LME |  |
| $003253 / 061$ | DCL |  |
| 003254/ 373 | LMD |  |
| 003255/ 061 | DCL |  |
| $003256 / 372$ | LMC |  |
| $003257 / 061$ | DCL |  |
| 003260/371 | LMB |  |
| $003261 / 061$ | DCL |  |
| 003262/ 370 | LMA |  |
| 003263/ 006 | LAI 030 | NOW DISPLAY CARRY FLAG |
| 003265/ 022 | RAL | ROTATE IN CARRY AND CONVERT TO |
| 003266/ 340 | LEA | ASCII |
| $003267 / 016$ | LBI 240 | 0/P BLANK |
| $003271 / 025$ | RSI 020 |  |
| $003272 / 314$ | LBE | 0/P carry flag |
| $003273 / 025$ | RST 020 |  |
| 003274/ 046 | LEI 005 | SET UP COUNT TO PRINI REGISIERS |
| 003276/ 066 | LLI 360 | START OF SAVED REGISTERS |
| $003300 / 106$ | CAL 000253 | PRINT BYIE AS OCTAL |
| 003303/ 060 | INL | NEXI REGISTER |
| 003304/ 041 | DCE | C BUNT |
| $003305 / 110$ | JFZ 003300 | LGEP TILL DGNE |
| $003310 / 061$ | DCL | G® BACK GNE REG |
| $003311 / 106$ | CAL 001027 | AND GET DATA AT Mol Lecation |
| 003314/ 106 | CAL 000253 | AND PRIMT IT |
| $003317 / 005$ | RST 000 | NOW WERE DQNE, GO HBME |
| $003320 / 066$ | LLI 373 | XQt routine |
| 003322/ 106 | CAL 003143 | LGAD ADDRESS |
| 003325/104 | JMP 003052 | EXEC WILL SEMD US THERE |

RGM NUMBER 3 CENTINUED WITH DPS ROUTINES RGM 4 CGMTAINS THE SYMBOL TABLES, AS FOLLOWS:

## 1. 5 BYIE TABLE

THE 5 BYTE TABLE GCCUPIES PGSITIONS 004021 T6 004157 INCLUSIVE AND CONTAINS ALL MONITOR COMMANDS PLUS IHE MACHINE COMMANDS HLT, INP, QUT,RSI, AND THE SPECIAL SYMBOL 27?, INDICAIIING A NQ FIND CONDITIGN ON GUIPUT. THE INPUT RBUTINE DEES MOI USE IHIS SYMBOL. the Fgriat is thus:

| ASCII | $x$ | 0 | $T$ | (DATA FIELD) |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| OCTAL | 130 | 121 | 124 | 320 | 003 |

ADDRESS 021022023024025
WHEN A FIND IS MADE DURING A SEARCK, THE DATA FIELD IS MEVED TO REGISTERS A AND B, AND AN INDIRECT JUMP MADE TO IHAT ADDRESS, IF THE MS KALF OF THE ADDRESS IF A 2XX, THE EXEC WILL LDOK FOR TWO ADDRESSES BEFGRE GOING TO THE RGUTINE.

DURING A SYMBOLIC DUMP, THE LAST 5 SYMBOLS ARE USED FOR THE APPRGPRIATE MACHINE CGMMANDS, AND ARE STORED AS BUTPUT.

ADR SYMB LS MS (ADDRESS GF RGUTINE)
004021/ XQT 320003
004026/ EDT 236001 004033/ LD 120201
$004040 /$ LBF 201202
004045/ DPG 000201
$004052 /$ DBF 115202
004057/ DPS 000205
$004064 /$ CPY 146201
004071/ TRN 257202
004076/ SBP 347002
004103/ CBP 353001
004110/ PRG 000202
004115/ LOC 110002
004122/ DLP 055001
004127/ HLT 046006 004134/ RST 270006
004141/ INP 270006 004146/ OUT 270006 004153/ 222

## 2. 3 BYIE TABLE

THIS TABLE CONTAINS TWG BYTES GF ASCII CGDE AND ONE DATA BYTE, UHICH IS A MASKED PORTIGN OF THE INSIRUCIION. THE FGRMAI IS:

| ASCII | N | $D$ | (DATA) |
| :--- | :--- | :--- | :--- |
| OCIAL | 116 | 104 | 244 |
| LOCATION | 252 | 253 | 254 |

THE TABLE GCCUPIES LECATIGNS 004156 TO 004273 ,AND IS USED IN TWO WAYS. THE LDS RQUTINE CBMPARES THE TWB ASCII CHARACTERS TO THE INPUI CHARACIERS, AND RETURNS THE DAIA IN IHE A REGISIER IF A FIND IS MADE.

FgR THE DPS RQUIINE, THE PARTIAL WORD (DATA) IS TESTED, AND THE m AND L REGISTERS ARE USED IG RETRIEVE THE ASCII AS NEEDED.

3 BYTE TABLE:

LecatI EM
004156

| ASCII | DATA |
| :--- | :--- |
| LC | 002 |
| RC | 012 |
| AL | 022 |
| AR | 032 |
| JMP | 104 |
| CAL | 106 |
| REI | 007 |
| IC | 040 |
| FC | 000 |
| TZ | 050 |
| FZ | 010 |
| TS | 060 |
| FS | 020 |
| TP | 070 |
| FP | 030 |
| AD | 204 |
| AC | 214 |
| SU | 224 |
| SB | 234 |
| WD | 244 |
| XR | 254 |
| QR | 264 |
| CP | 274 |
| IN | 000 |
| DC | 001 |

(JMP)
(CAL)
(RET)

## HTH: SOFTWABE IISIING

## 3. 4 BYIE TABLE

THE 4 BYIE TABLE QCCUPIES PGSITIENS 004274 T6 004377, AND IS USED BY THE DPS R $\operatorname{BUTINE.}$ THE FgRMAI IS:

| MASK | DAIA | ADDRESS | DATA FIELD |
| :--- | :--- | :--- | :--- |
| 361 | 101 | 161 | 144 |
| 310 | 311 | 312 | 313 |

THE MASK CMARACTER IS USED TD MASK (AND) DON 'T CARE BITS IN THE INPUI BYTE, THE REMAINING BITS ARE COMPARED TO THE DATA IN THE NEXI FIELD IO DECODE AN INSTRUCTION. IF A FIND IS MADE
THE ADDRESS IS USED FGR AN INDIRECT JUMP (TO OO5AAA). THE LAST ENTRY IS AN UNCGNDITIONAL FIND WMICH QUTPUTS THE ERR日R SYMBOL ? ? ?

THE DATA FIELD C日LUMN IS USED FgR VARIQUS PURPOSES by the CALLED RQUTINES.

4 BYTE TABLE

| LGCATIGN MASK | DATA | ADDRESS | DATA FIELD |  |
| :--- | :--- | :--- | :--- | :--- |
| 004274 | 377 | 377 | 155 | 132 |
| 004300 | 376 | 000 | 155 | 132 |
| 004304 | 376 | 070 | 155 | 156 |
| 004310 | 361 | 101 | 161 | 144 |
| 004314 | 347 | 002 | 251 | 037 |
| 004320 | 307 | 006 | 262 | 352 |
| 004324 | 307 | 005 | 161 | 137 |
| 004330 | 307 | 004 | 125 | 111 |
| 004334 | 307 | 001 | 142 | 273 |
| 004340 | 307 | 000 | 142 | 270 |
| 004344 | 303 | 003 | 215 | 202 |
| 004350 | 303 | 102 | 215 | 176 |
| 004354 | 301 | 101 | 161 | 151 |
| 004360 | 303 | 100 | 215 | 172 |
| 004364 | 300 | 300 | 272 | 000 |
| 004370 | 300 | 200 | 120 | 000 |
| 004374 | 000 | 000 | 155 | 156 |

## SYMB@LIC ROUTINES

HGTE: THESE RgUTINES CQUER PART gF RGM 3,4 AND ALL OF ROMS 5,6

```
003330/ 106 CAL 005352 GET 3 BYTES DPS QUTPUT
003333/ 106 CAL 005104 LQAD IHEM INTO REGISTERS
003336/106 CAL 005313 GUIPUI THEM
003341/347 EEM L®AD E WITH DATA
003342/ 106 CAL 006320 DECODE LENGTH
003345/ 012 RRC I BYTE INSIR?
003346/ 100 JFC 005363 YES-G0 ID LINE CHECK
003351/ 340 LEA SAVE LENGTH BITS
003352/ 106 CAL 000362 INCR ADR
003355/106 CAL 001023 GET DATA
003360/ 041 DCE 3 BYTES MAYBE?
003361/160 JTS 003372 SIGN FLAG =1 IF SO
003364/ 106 CAL 000253 0/P IMMEDIATE DATA
003367% 104 JMP 005363 AND GQ TD LINE CHECK
003372/ 327 LCM YES ITS 3 BYTE! GET LS ADR
003373/106 CAL 000362 INC CLP
003376/ 312 LBC MOVE ADR T0 B
003377/ 300 LAA NEP (UNUSED BYTE)
004000/ 106 CAL 001023 GEI DATA (MS ADR BYIE)
004003/ 327 LCM SAVE IN C
004004/ 106 CAL 005104 LOAD 3 BYTES
004007%060 INL SET UP DATA POINTERS
004010/ 060
004011/106
004014/104
005000/ 016
005002/ 025
005003/ 025
005004/ 025
005005/ 046
005007/066
```

```
CAL 005352 GET 3 BYIES DPS QUIPUI
```

CAL 005352 GET 3 BYIES DPS QUIPUI
CAL 006320 DECGDE LENGTH
CAL 006320 DECGDE LENGTH
CAL 003372 SIP FMMEDIATE DATA
CAL 003372 SIP FMMEDIATE DATA
INL DOIO6I BUTPUT THIS ADRESS
INL DOIO6I BUTPUT THIS ADRESS
JMP 005363 AND GD ON TO LINE CHECK
JMP 005363 AND GD ON TO LINE CHECK
LBI 012 SYMBOLIC DUMP (DPS)
LBI 012 SYMBOLIC DUMP (DPS)
RSI 020 PRINT 3 LF'S
RSI 020 PRINT 3 LF'S
RST 020
RST 020
RST 020
RST 020
LEI 076
LEI 076
SEI UP LINES/PAGE
SEI UP LINES/PAGE
AND SIORE NUMBER AT O13353

```
AND SIORE NUMBER AT O13353
```

| $\begin{aligned} & 005011 / 056 \\ & 005013 / 374 \end{aligned}$ | $\begin{aligned} & \text { LHI } \\ & \text { LME } \end{aligned}$ | 013 |  |
| :---: | :---: | :---: | :---: |
| 005014/106 | CAL | 001073 | GET CLP AND PRINT IT |
| 005017/106 | CAL | 001047 | get data and print it |
| 005022/ 347 | LEM |  | Save data in 'e' |
| 005023/ 337 | LDM |  | AND IN 'D' |
| 005024/ 106 | CAL | 005063 | ASSUME BITS 3-5 ARE A DESTINATION |
| 005027/ 061 | DCL |  | STGRE 1T IN 013351,013352 |
| 005030/ 370 | LMA |  |  |
| 005031/ 066 | LLI | 274 | SET UP START OF 4 BYIE TABLE |
| 005033/ 056 | LHI | 004 |  |
| 005035/303 | LAD |  | GET MASK FRQM TABLE |
| 005036/247 | NDM |  | AND MASK dent care bits |
| 005037/ 060 | INL |  | WOW CHECK THE REST |
| 005040/ 277 | CPM |  | WITH THE TABLE |
| 005041/ 110 | JFZ | 005055 | JUMP IF ND FIND |
| 005044/ 006 | LAI | 005 | LEAD MS BYIE OF ADR |
| 005046/ 060 | INL. |  |  |
| 005047/ 317 | LBM |  | LGAD LS BYIE OF ADR |
| 005050/ 060 | INL |  |  |
| 005051/ 327 | LCM |  | LgAd C WITM data frgm table |
| 005052/ 104 | JMP | 001336 | AND DC AN INDIRECT JUMP TO ROUTINE |
| 005055/ 060 | INL |  | (NOFIND) INCR L TO |
| 005056/ 060 | INL |  | MEXI TABLE ENTRY |
| 005057/ 060 | INL |  |  |
| 005060/ 104 | JMP | 005035 | G0 L00P |
| 005063/303 | LAD |  | GET DAIA REGISTER DECBDE |
| 005064/ 012 | RRC |  |  |
| 005065/ 012 | RRC |  | LOOK AT BITS 3-5 |
| 005066/ 012 | RRC |  |  |
| 005067/ 044 | NDI | 007 | Mask the rest |
| 005071/004 | ADI | 370 | AND ADD START Gf TABLE |
| 005073/360 | LLA |  | TABLE ADR T0 'L'DR |
| 005074/ 056 | LHI | 006 | MS ADR ©F TABLE |
| 005076/307 | LAM |  | GET REGISTER |
| 005077/ 066 | LLI | 352 |  |
| 005101/104 | JMP | 005114 | DONE |
| 005104/ 066 | LLI | 352 | SET DP 3 byte Lgad |
| 005106/ 056 | LHI | 013 |  |
| 005110/ 372 | LMC |  | SAVE C |
| 005111/ 061 | DCL |  |  |
| 005112/ 371 | LMB |  | SAVE B |
| 005113/ 061 | DCL |  | L=350 N6W |
| 005114/ 056 | LHI | 013 | ENTRY FQR 1 bYTE LOAD |
| 005116/370 | L.MA |  | AND SAVE A |
| $005117 / 007$ | REI |  | G® AWAY SEMWHERE |
| $005120 / 303$ | LAD |  | acc grgup routine |
| 005121/ 106 | CAL | 005067 | DECODE SOURCE REG |
| 005124/ 320 | LCA |  | AND PUT IN C |
| 005125/303 | LAD |  | ENTRY FGR IMMEDIATE |
| 005126/ 044 | NDI | 070 | MASK Qut Sgurce part |
| 005130/ 004 | ADI | 204 | (SPECIALLY FBR 'I' INSIR) |
| $005132 / 066$ | LLI | 240 | START GF ACC IN 3 日YTE TABLE |
| 005134/ 106 | CAL | 005336 | Gg FIND DAIA IN TABLE |
| 005137/ 104 | JMP | 003333 | G0 PRINT IT |
| 005142/ 106 | CAL | 005063 | INX, DCX RQUIINE |
| 005145/362 | LLC |  | SET UP ADR FGR 3 byte table |
| 005146/320 | LCA |  | SAVE 'A' FGR NBW |
| 005147/303 | LAD |  | GET BINARY DATA |
| $005150 / 044$ | NDI | 001 | MASK ALL BUT LS BIT |
| $005152 / 104$ | $J$ MP | 005134 | SEACH TABLE, GO HDME |
| 005155/362 | LLC |  | GET ADR FgR 5 BYIE TABLE |
| 005156/104 | JMP | 003330 | go To gutpul |
| 005161/362 | LLC |  | TABLE ADR INP/BUT/RSI |
| 005162/343 | LED |  |  |
| 005163/ 106 | CAL | 005305 | g/P SYMBDL |
| 005166/307 | LAM |  | FETCH DATA |
| 005167/ 044 | MDI | 300 | CHECK BITS 6-7 |
| 005171/ 307 | LAM |  | AND RESTORE DAIA |
| 005172/ 150 | JTZ | 005210 | JMP IF OOXXXXXXX (RST) |
| 005175/ 044 | NDI | 076 | MASK TB OOXXXXXO |
| 005177/ 012 | RRC |  | SET UP 1/g PGRT ND. |
| 005200/ 066 | LLI | 352 | PUT THE NUMBER AWAY |
| 005202/ 056 | LHI | 013 | FGR NOW |

# CHCH: SOFIWAREIITINE 



006000/302 006001/ 074 006003/ 110 006006/ 016 $006010 / 303$ 006011/ 146 006014/ 002 006015/ 002 006016/ 002 $006017 / 201$ 006020/310 006021/ 006 006023/274 006024150 006027/ 304 006030/ 146 006033/ 320 006034/301 006035/ 044 006037/ 202 006040/144 006043/ 006 006045/241 006046/340 006047/146 006052/ 374 006053/300 006054/ 146 006057/ 146 006062/ 012 006063/100 006066/340 006067/ 016 006071/ 025 $006072 / 041$ 006073 / 160 $006075 / 106$ $006101 / 250$ $006102 / 104$ $006105 / 106$ 0061101106 0061131 106 $006116 / 104$ 006121/377 $006122 / 074$ $006124 / 110$ 006127/ 026 $006131 / 066$ 006133/ 106 006136/ 066 $006140 / 150$ 006143/ 144 $006146 / 314$ $006147 / 343$ 006150/332 $006151 / 026$ 006153/ 066 006155/ 106 $006160 / 150$ 006163/320 $006164 / 044$ 0061661302 $006167 / 341$ $006170 / 110$ 006173/301 $006174 / 106$ $006177 / 002$ 0062001002 006201/ 002 006202/ 202 006203; 104 006206/ 106 006211/104 006214/323

| LAC |  | GET IST CHAR SYMBOLIC LbAD (LDS) |
| :---: | :---: | :---: |
| CPI | 114 I | IS IT AN 'L. |
| JFZ | 006122 N | NB-TEST FER 'R' |
| LBI | 306 P | PARTIAL WGRD LBAD INSTRUCTIGN |
| LAD |  | LOOK AI 2ND Char |
| CAL | 006345 E | ENCODE AS DETINAIIGN REG |
| RLC |  |  |
| RLC |  | . |
| RLC |  |  |
| ADB |  | STASH WITH PARTIAL WQRD |
| LBA |  | IN 'B' |
| LAI | 111 I | IS 3RD CHAR AN ' ${ }^{\text {' }}$ ? |
| CPE |  |  |
| JIZ | 006043 Y | YES- G® TO IMMEDIATE RQUIIME |
| LaE |  | Ng-ENCDDE SOURCE REGISIER AS ABgUE |
| CAL | 006345 |  |
| LCA |  |  |
| LAB |  | GET DUMMY WORD |
| NDI | 370 D | DISCARD BITS 0-3 ( $A=3 \times 6$ ) |
| ADC |  | AND PUI IN THE REAL GNE |
| JMP | 006046 | NOW GO CLEAN UP |
| LAI | 077 | IMMEDIATE LDAD |
| MDB |  | MASK T0 OOXXXXXX |
| LEA |  | A HAS INSTR FINISH RQUTINE |
| CAL | 001023 | GET CLP |
| LME |  | PUT INSIR IHERE |
| LAA |  | MAP (NET USED) |
| CAL | 006320 | DECBDE LENGTH |
| CAL | 000311 | INCR CLP |
| RRC |  | CHECK LENGTH BITS |
| JFC | 003014 | LEAVE US WHEN NO MORE BITS IN CARRY |
| LEA |  | NGI dGNE-SAVE THE BITS |
| LBI | 240 | PRINT A BLANK |
| RSI | 020 |  |
| DCE |  | IS II A 3BYIE INSTR? |
| $J$ IS | 006105 | SIGN FLAG TELLS ALL (SF=1 Fgr 3 BYTE INSTR) |
| CAL | 001111 | GET DATA AND IMPUT |
| XRA |  | CLEAR A |
| $J M P$ | 006057 | AND LOEP |
| CAL | 000311 | INCR CLP 3BYTE (MUSI WANT AN ADR) |
| CAL | 001023 | GET MDRE DATA |
| CAL | 001212 | AND STORE IWE BYTES (CLP,CLP-1) |
| JMP | 006101 | GO BACK IO LO日P |
| HLT |  | UNUSED HALT(1) |
| CPI | 122 | TEST FOR IST CHAR = 'R |
| JFZ | 006146 | NG- KEEP LOOKING |
| LCI | 005 | 1S IT A ROTATE? |
| LLI | 156 |  |
| CAL | 003215 | SEARCH 3 BYTE TABLE |
| LLI | 202 |  |
| JII | 006234 | IF N® FIND, TESI FGR REIURN |
| JMP | 006046 | G® FINISH UP |
| LBE |  | ACC GRQUP |
| LED |  | PUI CHARACIERS AWAY |
| LDC |  |  |
| LCI | 013 | SET UP TABLE SEARCH |
| LLI | 236 | (ACC GRQUP, IN(R), DC (R)) |
| CAL | 003215 | SEARCH TABLE |
| JIZ | 006214 | NQ FIND, KEEP LOOKING |
| LCA |  | GET IST CHAR |
| NDI | 200 | CHECK FGR IMMEDIATE INSTR |
| LAC |  | RESTORE CHAR |
| LEB |  |  |
| JFZ | 006020 | GO AWAY IF IMMEDIATE INSTR |
| LAB |  | TEST THE 3RD CHAR |
| CAL | 006345 | ENCgDe as a register |
| RLC |  |  |
| RLC |  |  |
| RLC |  |  |
| ADC |  | ADD T0 PARTIAL WBRD |
| JMP | 006046 | FINISH UP |
| CAL | 001023 | 6 BYTES NGT USED (1) |
| JMP | 003143 | (111) |

GEI ISI CHAR SYMBOLIC LGAD (LDS)
CPI 114 IS IT AN 'L.
JFZ 006122 MB-TEST FER 'R'
LBI 306 PARTIAL WGRD LGAD INSTRUCTIEN
LAD LOBK AI 2ND CHAR
CAL 006345 ENCODE AS DETINAIION REG
RLC
RLC
RLC
ADB
LAI
CPE
JIZ
HE 006043 YES GE TB
LAE HB-ENCODE SGURGE REGISIER AS ABGVE
LCA
LAB GET DUMMY WORD
HDI 370 DISCARD BIJS O-3 (A=3X6)
JMP 006046 NDW GG CLEAN UP
077
MASK T0 OOXXXXXX
A HAS INSTR FIMISH ROUTINE
PUT IMSTR THERE
MAP (NET USED)
CAL 006320 DECSDE LENGTH
CAL 000311 INCR CLP
RRC CHECK LENGTH BITS
JFC 003014 LEAVE US WHEN NO MORE BITS IN CARRY
LEA NGI DGNE-SAVE THE BITS
LBI 240 PRINI A BLANK

CAL 001111 GET DATA AND INPUT
clear a
JMP 006057 AND L00P
CAL 001023 GET MgRE DATA
CAL 001212 AND STORE IWO BYTES (CLP,CLP-1)
JMP 006101 GO BACK IO LO@P
HLT UNUSED HALT(I)
CPI 122 TEST FOR IST CHAR = ${ }^{\prime} \mathrm{R}^{\circ}$
JFZ 006146 NG- KEEP LOOKING
LCI 005 IS IT A ROTAIE?
CAL 003215 SEARCH 3 BYTE TABLE
LI 202
JII 006234 IF ND FIND, TESI FGR REIURN
JMP 006046 GD FINISH UP
LBE
PUI Characters away
SET UP TABLE SEARCH
(ACC GR GUP,IN(R),DC(R))
SEARCH TABLE
GET IST CHAR
CHECK FGR IMMEDIATE INSTR
RESTORE CHAR

TEST THE 3RD CHAR
CAL 006345 ENCEDE AS A REGISTER
RLC
RLC
JMP 006046 FINISH UP
CAL OOI023 6 BYTES NET USED (1)
LCD

## CTMES SOFTWABE IISIING




Fully assembled GNC8 microcomputer containing 4 K bytes of pRCM and 4 K bytes of RAM.

Great Northern Computers Limited is a relatively new company founded in 1974 by a group of senior engineers with broad experience and expertise in the computer and integrated circuit industries.

With its design and manufacturing headquarters in Ottawa, the centre of Canada's extensive research and development activities, G.N.C. is ideally located to ensure up to the minute exposure to the latest and most innovative industry trends.

The GNC8 system described in this manual is a general purpose 8 bit microcomputer with up to 16 K memory capacity. An extremely flexible system, it is suitable for a wide variety of uses. G.N.C.'s design and production facilities have been organized and equipped to produce high volume, low cost variations of this and other systems for specific applications such as:

- Invoicing Machines
- Process and Machine Tool Controllers
- Word Processors
- Specialized Calculators.
G.N.C. has already entered into significant contracts with several major international companies in the machine tool and business accounting fields.

Great Northern Computers maintains sales outlets in Canada, U.S.A. and Europe. Comprehensive system and applications software and after sales service is provided for all G.N.C. products.

When considering any of your control requirements, Why not give us a call - we'd like to help.

Great Northern Computers Limited
41 Cleopatra Drive
Ottawa, Canada K2G 0B6
Telephone: (613) 225 - 9640


[^0]:    SPOT
    MOMENTARY
    PUSH-BUTTON
    SWITCH

