







MODULAR MICRO COMPUTER

USER'S MANUAL



GREAT NORTHERN COMPUTERS LIMITED

GNC products are available from....

CANADA

Great Northern Computers Limited 41 Cleopatra Dr., Ottawa, Canada K2G 0B6 Tel. (613) 225 - 9640 U.S.A. **Knowles Associates** Fairway Plaza, Huntingdon Valley, Pa. 19006 Tel. (215) 947 - 5641 EUROPE Italy Microel Italia S.r. I. Via M. Loria, 50. 20144 Milano Tel: 02/47.94.87 Spain Instrumentos Electronicos de Precision Sainz de Baranda 39, Madrid Tel: (1) 274 - 10 07, TELEX: 22961 The Netherlands **Tekelec Airtronic** Amsterdam, Kruislaan 235 Tel: 020 - 92 - 87 - 66 West Germany Ing. Erich Sommer Elektronik - GmbH D 6 Frankfurt/M.1, Jahnstrasse 43 Tel: (06 11) 55 02 89, TELEX: (04) 14069

Great Northern Computers reserves the right to make changes at any time to the products listed in this manual. The circuits contained herein are suggested applications only and Great Northern Computers will assume no responsibility for any consequences of their use, nor does it make any representation that they are free from patent infringement.

Printed in Canada

GREAT NORTHERN COMPUTERS LIMITED, 41 Cleopatra Dr., Ottawa, Canada K2G 0B6 Telephone: (613) 225 - 9640





3.4

2.3

2.4 2.5

2.6

2.7

3.0

3.1

3.2

3.3

3.4

1.0	Introduction	A-2
2.0	Processor Timing	A-2
2.1	State Control Coding	A-2
2.2	Timing	A2
2.3	Cycle Control Coding	A-3
3.0	Basic Functional Blocks	A-4
3.1	Instruction Register and Control	A-4
3.2	Memory	A-4
3.3	Arithmetic Unit(ALU)	A5

I/O Buffer A-5

B-8

4.0	Basic Instruction Set	A-6
4.1	Data Instruction Formats	A-6
4.2	Summary of Processor Instructions	A-6
4.3	Complete Functional Definition	A-9
4.4	Internal Processor Operation	A-14
5.0	Processor Control Signals	A17
5.1	Interrupt Signal(INT)	A-17
5.2	Start-up of the 8008	A-18

Control/Buffer Board

GNC8-8 Backplane and pROM

 ROM Board
 B-10

 RAM Board
 B-12

Input Board B-14

Output Board B-16

Programmer B-18

Introduction B-18

Functional Description B-18 Set Up Procedures B-23

SOFTWARE GUID

IWARE IIS

1.0	GNC8, 8008 Based Modular	
	Microcomputer	B-2
1.1	GNC8 CPU Board	B-2
1.2	GNC8 Restart, TTY I/O Board	B-2
1.3	GNC8 Control/Buffer Board	B-2
1.4	GNC8 ROM Board	B-2
1.5	GNC8 RAM Board	B2
1.6	GNC8 Input Board	B-2
1.7	GNC8 Output Board	B-2
2.0	GNC8 Detailed Board Descriptions	B-2
2.1	GNC8 CPU Board	B3
2.2	Restart & TTY I/O Board	B_6

1.0	Monitor 8 User's Guide	C2
1.1	System Start-up(MOD8)	C-2
1.2	Addressing	C-2
1.3	Monitor 8 Command Summary	C-2
1.4	LOC(Set Current Location Pointer)	C-2
1.5	DLP(Display Current Location Pointer)	C-2
1.6	Symbolic Program Input	C-2
1.7	DPS(Dump Symbolic)	C-3
1.8	LDO (Load Octal)	C3
1.9	DPO(Dump Octal)	C3
1.10	LBF (Load BNPF Format)	C-3

1.11	DBF(Dump BNPF Format)	C-3
1.12	EDT(Enter Edit Mode)	C-3
1.13	XQT(Initiate Program Execution)	C-3
1.14	CPY (Copy Routine)	C-4
1.15	TRN(Translate Routine)	C-4
1.16	SBP(Set Break-point)	C-4
1.17	CBP(Clear Break-point)	C-4

1.18 PRG(Program pROM) C-4 1.19 Control Ă C-4 1.20 Rubout C

1.0 Monitor 8 Software Listings D-2

GREAT NORTHERN COMPUTERS LIMITED, 41 CLEOPATRA DR., OTTAWA, CANADA K2G 0B6 TELEPHONE: (613) 225 - 9640







(HR

Г

GNC 8 USER'S MANUAL

C.P.U. DESCRIPTION

1.0 2.0 2.1 2.2 2.3 3.0 3.1 3.2	Introduction Processor Timing State Control Coding Timing Cycle Control Coding Basic Functional Blocks Instruction Register and Control Memory	A-2 A-2 A-2 A-3 A-4 A-4 A-4	3.4 4.0 4.1 4.2 4.3 4.4 5.0 5.1	I/O Buffer Basic Instruction Set Data Instruction Formats Summary of Processor Instructions Complete Functional Definition Internal Processor Operation Processor Control Signals Interrupt Signal(INT)	A-5 A-6 A-6 A-9 A-14 A-17 A-17
3.2	Memory	A-4	5.1	Interrupt Signal(INT)	A-17
3.3	Arithmetic Unit(ALU)	A-5	5.2	Start-up of the 8008	A-18



GREAT NORTHERN COMPUTERS LIMITED, 41 CLEOPATRA DR., OTTAWA, CANADA K2G 0B6 TELEPHONE: (613) 225 - 9640



SECTION A 8008 COMPONENT DESCRIPTION

1.0 INTRODUCTION

The 8008 is a single chip MOS 8-Bit central processor unit for micro computer systems. A micro computer system is formed when the 8008 is interfaced with any type or speed standard semiconductor memory up to 16K 8-Bit words. Examples are the 1101, 1103, 2102 (RAMS), 1302, 1602, 1702 (ROMS).

The processor communicates over an 8-Bit data and address bus (D0 through D7) and uses two input leads (READY and INTERRUPT) and four output leads(S0, S1 S2 and SYNC) for control. Time multiplexing of the data bus allows control information, 14 Bit addresses, and data to be transmitted between the CPU and external memory.

This CPU contains six 8-Bit Data Registers, an 8-Bit accumulator, two 8-Bit temporary registers, four flag bits, and an 8-Bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-Bit program counter and seven 14-Bit words is used internally to store program and subroutine addresses. The 14-Bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM).

The control portion of the chip contains logic to implement a variety of register transfer, arithmetic control, and logical instructions. Most instructions are coded in one byte (8 Bits); data immediate instructions use two bytes; jump instructions utilize three bytes. Operating with a 500 KHz clock, the 8008 CPU executes non-memory referencing instructions in 20 microseconds. A selected device, the 8008-1, executes non-memory referencing instructions in 12.5 microseconds when operating from an 800 KHz clock.

All inputs (including clocks) are TTL compatible and all outputs are low-power TTL compatible.

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic and jump to subroutine.

The normal program flow of the 8008 may be interrupted through the use of the interrupt control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The ready command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.

STATE and SYNC outputs indicate the state of the processor at any time in the instruction cycle.

2.0 PROCESSOR TIMING

The 8008 is a complete central processing unit intended for use in any arithmetic, control, or decisionmaking system. The internal organization is centered around an 8-Bit internal data bus. All communication within the processor and with external components occurs on this bus in the form of 8-Bit bytes of address instruction or data. (Refer to the accompanying block diagram for the relationship of all of the internal elements of the processor to each other and to the data bus.) A logic "1" is defined as a high level and a logic "0" is defined as a low level.

C.P.U. DESCRIP

2.1 STATE CONTROL CODING

The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals S0, S1 and S2, along with SYNC inform the peripheral circuitry of the state of the processor. The binary state codes and the designated state names are as shown.

S0	S1	S 2	STATE
0	1	0	T1
0	1	1	T1I
0	0	1	T2
0	0	0	WAIT
1	0	0	тз
1	1	0	STOPPED
1	1	1	Т4
1	0	1	T5

2.2 TIMING

Typically, a machine cycle consists of five states, two states in which an address is sent to memory (T1 and T2), one for the instruction or data fetch (T3), and two states for the execution of the instruction (T4 and T5). If the processor is used with slow memories, the READY line synchronizes the processor with the memories. When the memories are not available for either sending or receiving data, the processor goes into the WAIT state. Figure 1 illustrates the processor activity during a single cycle.



C.P.U. DESCRIPTION





The receipt of an INTERRUPT is acknowledged by T11. When the processor has been interrupted, this state replaces T1. A READY is acknowledged by T3. The stopped state acknowledges the receipt of a HALT instruction

Many of the instructions for the 8008 are multicycle and do not require the two execution states, T4 and T5. As a result, these states are omitted when they are not needed and the 8008 operates asynchronously with respect to the cycle length. The external state transition is shown below. Note that the wait and stopped states may be indefinite in length (each of these states will be 2N clock periods). The use of READY and INTERRUPT with regard to these states will be explained later.

2.3 CYCLE CONTROL CODING

As previously noted, instructions for the MF8008 require one, two, or three machine cycles for complete execution. The first cycle is always an instruction fetch cycle (PCI). The second and third cycles are for data reading (PCR), data writing (PCW), or I/O Operations (PCC).

The cycle types are coded with two bits, D6 and D7 which are present on the data bus during T2.



EXTERNAL STATE TRANSITIONS

C.P.U. DESCRIPTION

D6	D7	CYCLE	FUNCTION
0	0	PCI	Designates the address is for a memory read (first byte of instruction).
0	1	PCR	Designates the address is for a memory read data (additional bytes of instruction or data).
1	0	PCC	Designates the data is a command 1/0 operation.
1	1	PCW	Designates the address is for a memory write data.



SYSTEM BLOCK DIAGRAM

3.0 BASIC FUNCTIONAL BLOCKS

The four basic functional blocks of the processor are the instruction register, memory, arithmetic-logic unit, and I/O buffers. They communicate with each other over the internal 8-bit data bus.

3.1 INSTRUCTION REGISTER AND CONTROL

The instruction register is the centre of all processor control. Instructions are fetched from memory, stored in the instruction register, and decoded for control of both the memories and the ALU. Since instruction executions do not all require the same number of states, the instruction decoder also controls the state transitions.

3.2 MEMORY

Two separate dynamic memories are used in the 8008, the pushdown address stack and a scratch pad. These internal memories are automatically refreshed by each WAIT, .T3, and STOPPED state. In the worst case the memories are completely refreshed every eighty clock periods.

3.2.1. Address Stack - The address stack contains eight 14-bit registers providing storage for eight lower and six higher order address bits in each register. One register is used as the program counter (storing the effective address) and the other seven permit address storage for nesting of subroutines up to seven levels. The stack automatically stores the content of the program counter upon the execution of a call instruction and automatically restores the program counter upon the execution of a return. The calls may be nested and the registers of the stack are used as a last in/first out pushdown stack. A three-bit address pointer is used to designate the present location of the program counter. When the capacity of the stack is exceeded the addresss pointer recycles and the content of the lowest level register is destroyed. The program counter is incremented immediately after the



lower order address bits are sent out. The higher order address bits are sent out at T2 and then incremented if a carry resulted from T1. The 14-bit program counter provides direct addressing of 16K bytes of memory. Through the use of an I/O instruction for bank switching, memory may be indefinitely expanded.

3.2.2. Scratch Pad Memory or Index Registers – The scratch pad contains the accumulator (A register) and six additional 8-bit registers (B, C, D, E, H, L). All arithmetic operations use the accumulator as one of the operands. All registers are independent and may be used for temporary storage. In the case of instructions which require operations with a register in external memory, scratch pad registers H and L provide indirect addressing capability; register L contains the eight lower order bits of address and register H contains the six higher order bits of address (in this case bit 6 and bit 7 are "don't cares").

3.3 ARITHMETIC UNIT (ALU)

All arithmetic and logical operations (add, add with carry, subtract, subtract with borrow, and, exclusive

or, or, compare, increment, decrement) are carried out in the 8-bit parallel arithmetic unit which includes carry-look-ahead logic. Two temporary registers, register "a" and register "b", are used to store the accumulator and operand for ALU operations. In addition, they are used for temporary address and data storage during intraprocessor transfers. Four control bits, Carry flip-flop (C), Zero flip-flop (Z), Sign flipflop (S), and Parity flip-flop (P), are set as the result of each arithmetic and logical operation. These bits provide conditional branching capability through call, jump, or return on condition instructions. In addition tion, the carry bit provides the ability to do multiple precision binary arithmetic.

3.4 I/O BUFFER

This buffer is the only link between the processor and the rest of the system. Each of the eight buffers is bidirectional and is under control of the instruction register and state timing. Each of the buffers is low power TTL compatible on the output and TTL compatible on the input.

A-5

C.P.U. DESCRIPTION

4.0 BASIC INSTRUCTION SET

The Following section presents the basic instruction set of the 8008.

4.1 DATA AND INSTRUCTION FORMATS

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.



A logic "1" is defined as a high level and a logic "0" is defined as a low level.

4.2 SUMMARY OF PROCESSOR INSTRUCTIONS

4.2.1 Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops ' except the carry.

MNEMONIC	MINIMUM STATES REQUIRED	l D7	NS D6	TRI D5		101 D3	N C	OD 2 D1	E D0	DESCRIPTION OF OPERATION
LR1R2	(5)	1	1	D	D	D	S	S	S	Load index register R1 with the content of index register R2.
LRM	(8)	1	1	D	D	D	1	1	1	Load index register R with the content of memory register M.
LMR	(7)	1	1	1	1	1	S	S	S	Load memory register M with the content of index register R
LRI	(8)	0 B	0 B	D B	D B	D B	1 B	1 B	0 B	Load index register R with data BB.
LMI	(9)	0 B	0 B	1 B	1 B	1 B	1 B	1 B	0 B	Load memory register M with data BB.
INR	(5)	0	0	D	D	D	0	0	0	Increment the content of index register R (R \neq A).
DCR	(5)	0	0	D	D	D	0	0	1	Decrement the content of index register R (R \neq A).



4.2.2 Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

C.P.U. DESCRIPTION

MNEMONIC	MINIMUM STATES REQUIRED	INSTRUCTION CODE D7 D6 D5 D4 D3 D2 D1 D0	DESCRIPTION OF OPERATION
ADB	(5)	10000SSS	Add the content of index register R,
ADM	(8)	10000111	memory register M, or data BB to the
	(8)	00000100	accumulator. An overflow (carry) sets
	(0)	B B B B B B B B	the carry hip-hop.
ACR	(5)	10001 S S S	Add the content of index register R.
ACM	(8)	10001111	Memory register M, or data BB to the
ACI	(8)	00001100	(carry) sets the carry flip-flop.
		BBBBBBBB	
SUR	(5)	10010SSS	Subtract the content of index register R,
SUM	(8)	10010111	the accumulator. An underflow (borrow)
SUI	(8)	00010100	sets the carry flip-flop.
CDD	(5)		Subtract the content of index register B
SBM	(3)		memory register M, or data BB from
SBI	(8)		the accumulator with borrow. An under-
301	(0)	B B B B B B B B	flow (borrow) sets the carry flip-flop.
NDR	(5)	10100555	Compute the logical and of the content
NDM	(8)	10100111	of index register R, Memory register M,
NDI	(8)	00100100	
		BBBBBBBB	
XRR	(5)	10101555	Compute the exclusive or of the content
XRM	(8)	10101111	or data B B with accumulator
XRI	(8)	00101100	
		BBBBBBBBB	
ORR	(5)	10110 \$ \$ \$	Compute the inclusive or of the content
ORM	(8)	10110111	or data B B with the accumulator.
ORI	(8)	00110100	
		BBBBBBBB	
CPR	(5)	10111SSS	Compare the content of index register R,
СРМ	(8)	10111111	memory register M, or data BB with
СРІ	(8)	00111100	accumulator is unchanged.
		B B B B B B B B	
RLC	(5)	00000010	Rotate the content of the accumulator left.
RRC	(5)	00001010	Rotate the content of the accumulator right.
RAL	(5)	00010010	Rotate the content of the accumulator left through the carry.
RAR	(5)	00011010	Rotate the content of the accumulator right through the carry.



C.P.U. DESCRIPTION

MNEMONIC	MINIMUM									
	REQUIRED	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION OF OPERATION
JMP	(11)	0 82	1 B2	X 82	X B2	X B2	1 B2	0 82	0 82	Unconditionally jump to memory address B3B3 B2B2.
		X	X	B3	B3	B3	B3	B3	B3	•
JFC	(9 or 11)	0 B2	1 B2	0 B2	C4 B2	C3 B2	0 B2	0 B2	0 B2	Jump to memory address B3B3 B2B2 if the condition flip-flop C is false. Otherwise, execute the next instruction in sequence.
JTC	(9 or 11)	0	1	1	C4	C3	0	0	0	Jump to memory address B3B3 B2B2 if the condition flip flop C
		X	X X	в2 В3	B2 B3	в2 В3	в2 В3	в2 В3	в2 В3	instruction in sequence.
CAL	(11)	0	1	x	x	×	1	1	0	Unconditionally call the subroutine at memory address B3B3B2B2.
		B2 X	B2 X	В2 В3	82 B3	B2 B3	B2 B3	B2 B3	B2 B3	Save the current address (up one level in the stack.)
CFC	(9 or 11)	0	1	0	C4	СЗ	0	1	0	Call the subroutine as memory address B3B3B2B2 if the
		B2 X	B2 X	82 83	B2 B3	B2 B3	B2 B3	B2 B3	B2 B3	condition flip-flop C is false, and save the current address (up one level in the stack). Otherwise, exe- cute the next instruction in sequence.
стс	(9 or 11)	0	1 82	1 82	C4	C3	0 82	1 82	0 82	Call the subroutine at memory address B3B3B2B2 if the condition flip flop C is true and
		X	X	B3	B3	B3	B3	B3	B3	save the current address (up one level in the stack). Otherwise, exe- cute the next instruction in sequence.
RET	(5)	0	0	×	×	x	1	1	1	Unconditionally return (down one level in the stack.)
RFC	(3 or 5)	0	0	0	C4	С3	0	1	1	Return (down one level in the stack) if the condition flip-flop C is false. Otherwise, execute the next instruction in sequence.
RTC	(3 or 5)	0	0	1	C4	C3	0	1	1	Return (down one level in the stack) if the condition flip-flop C is true. Otherwise execute the next instruc- tion in sequence.
RST	(5)	0	0	A	A	А	1	0	1	Call the subroutine at memory address AAA000 (up one level in the stack.)

4.2.3 Input/Output Instructions

INP	(8)	0	1	0	0	М	М	М	1	Read the content of the selected input port (MMM) into the accumulator.
Ουτ	(6)	0	1	R	R	М	М	М	1	Write the content of the accumula- tor into the selected output port (RRMMM, RR \neq 00).



C.P.U. DESCRIPTION

4.2.4 Machine Instructions

HLT	(4)	0	0	0	0	0	0	0	x	Enter the stopped state and remain there until interrupted.
HLT	(4)	1	1	1	1	1	1	1	1	Enter the stopped state and remain there until interrupted.

Notes:

DDD-

SSS = Source Index Register

These registers are designated A (accumulator -- 000),

Destination Index Register B (001), C(010), D(011), E(100), H(101) L (110).

Memory registers are addressed by the contents of registers H&L.

Additional bytes on instruction are designated by BBBBBBBB.

X = "Don't Care".

Flag Flip-Flops are defined by C4C3: Carry (00–Overflow or Underflow), Zero (01–Result is Zero), Sign (10–MSB of result is "1"). Parity (11–Parity is even).

4.3 COMPLETE FUNCTIONAL DEFINITION

The following pages present a detailed description of the complete 8008 instruction set.

SYMBOLS	MEANING						
< B2 >	Second byte of the instruction						
< B3 >	Third byte of the instruction						
R	One of the scratch pad register references: A, B, C, D, E, H, L						
с	One of the following flag flip-flop references: C, Z, S, P						
C4 C3	Flag flip-flop codes Condition for true						
·	00CarryOverflow, underflow01ZeroResult is zero10SignMSB of result is "1"11ParityParity of result is even						
м	Memory location indicated by the contents of registers H and L $$						
()	Contents of location or register						
^	Logical product						
¥	Exclusive "OR"						
v	Inclusive "OR"						
АМ	Bit M of the A-register						
STACK	Instruction counter (P) pushdown register						
Р	Program counter						
←	Is transferred to						
xxx	A "DON'T CARE"						
SSS	Source Register for data						
DDD	Destination register for data						
	Register No. Register Name (SSS or DDD)						
	000 A 001 B						
·	. 010 C						
	011 D						
	100 E						
	110 L						

C.P.U. DESCRIPTION

4.3.1 Index Register Instructions

LOAD DATA TO INDEX REGISTERS - ONE BYTE

Data may be loaded into or moved between any of the index Registers, or memory registers.

LR1R2 (one cycle – PCI)	11	DDD	SSS	(R1) \leftarrow (R2) load register R1 with the content of R2. The content of R2 remains unchanged. If SSS = DDD, the instruction is a NOP (no Operation).
LRM (Two Cycles – PCI/PCR)	11	DDD	111	(R) \leftarrow (M) load register R with the content of the memory location addressed by the contents of registers H and L. (DDD \neq 111 - HALT instr.)
LMR (Two Cycles – PCI/PCW)	11	111	SSS	(M) \leftarrow (R) load the memory location addressed by the contents of registers H and L with the content of register R. (SSS \neq 111 – HALT instr.)

LOAD DATA IMMEDIATE - TWO BYTES

A byte of data immediately following the instruction may be loaded into the processor or into the memory.

LRI (Two Cycles – PCI/PCR)	00	DDD	110	(R) \leftarrow < B2 > load byte two of the instruction into register R.
LMI (Three Cycles – PCI/PCR/PCW)	00	111 <b2></b2>	110	(M) $\leftarrow <$ B2 $>$ load byte two of the instruction into the memory location addressed by the contents of registers H and L
INCREMENT INDEX REGISTER	1 – O	NE BYT	Ē	
INR (One Cycle – PCI)	00	DDD	0 00	(R) \leftarrow (R) + 1. The content of register R is incremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD \neq 000 (halt instr.) and DDD \neq 111 (content of memory cannot be incremented).
DECREMENT INDEX REGISTER	۹ – ٥	NE BY	ГЕ	
DCR (One Cycle – PCI)	00	DDD	001	(R) \leftarrow (R) - 1. The content of register R is decremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD \neq 000 (HALT instr.) and DDD \neq 111 (content of memory can not be decremented).

4.3.2 Accumulator Group Instructions

Operations are performed and the status flip-flops, C, Z, S, P, are set based on the result of the operation. Logical operations (NDR, XRR, ORR) set the carry flip-flop to zero. Rotate operations affect only the carry flip-flop. Two's complement subtraction is used.

ALU INDEX REGISTER INSTRUCTIONS – ONE BYTE (One Cycle – PCI)

Index register operations are carried out between the accumulator and the content of one of the index registers (SSS = 000 thru SSS = 110). The previous content of register SSS is unchanged by the operation.

ADR	10	000	SSS	$(A) \leftarrow (A) + (R)$ Add the content of register R to the content of register A and place the result into register A.
ACR	10	001	SSS	$(A) \leftarrow (A) + (R) + (Carry)$ Add the content of register R and the contents of the carry flip-flop to the contents of the A register and place the result into register A.
SUR	10	010	SSS	(A) \leftarrow (A) – (R) Subtract the content of register R from the content of register A and place the result into register A. Two's complement subtraction is used.
SBR	10	01 1	SSS	$(A) \leftarrow (A) - (R) - (Borrow)$ Subtract the content of register R and the content of the carry flip-flop from the content of register A and place the result into register A.



NDR	10	100	SSS	(A) \leftarrow (A) \land (R) Place the logical product of the register A and register R into register A.
XRR	10	101	SSS	(A) \leftarrow (A) \forall (R) Place the "exclusive – or" of the content of register A and register R into register A.
ORR	10	110	SSS	(A) ← (A) V (R) Place "inclusive – or" of the content of register A and register R into register A.
CPR	10	111	SSS	(A) - (R) Compare the content of register A with the content of register R. The content of register A remains unchanged. The flag flip-flops are set by the result of the subtraction. Equality (A= R) is indicated by the zero

U. DESCR

flip-flop set to "1". Less than (A < R) is indicated by

the carry flip-flop, set to "1".

ALU OPERATIONS WITH MEMORY - One Byte

(Two Cycles – PCI/PCR)

Arithmetic and logical operations are carried out between the accumulator and the byte of data addressed by the contents of registers H and L.

10 000 111 (A) ← (A) + (M) ADD ADM 10 001 111 ACM (A)-(A)+(M)+(CARRY) ADD WITH CARRY (A)→(A)–(M) SUBTRACT SUM 10 010 111 SBM 10 011 111 (A)→(A)–(M)–(BORROW) SUBTRACT WITH BORROW NDM 10 100 111 $(A) \rightarrow (A) \wedge (M)$ LOGICAL AND XRM 10 101 111 $(A) \leftarrow (A) \lor (M) EXCLUSIVE OR$ (A)-(A)V(M) INCLUSIVE OR ORM 10 110 111 (A)-(M) COMPARE CPM 10 111 111

ALU IMMEDIATE INSTRUCTIONS - Two Bytes

(Two Cycles – PCI/PCR)

Arithmetic and logical operations are carried out between the accumulator and the byte of data immediately following the instruction.

ADI	00 000 100 <b2></b2>	(A)-(A)+ <b2></b2>
ACI	00 001 100 <b2></b2>	(A) ⊶-(A)+ <b2>+(CARRY)</b2>
SUI	00 010 100 <b2></b2>	(A) ⊶(A) — <b2></b2> SUBTRACT
SBI	00 011 100 <b2></b2>	(A) → (A)- <b2>-(BORROW) SUBTRACT WITH BORROW</b2>
NDI	00 100 100 <b2></b2>	(A) ▲ (A) Å <b2> LOGICAL AND</b2>
XRI	00 101 100 <b2></b2>	(A) 4 . (A) ∀ <b2> EXCLUSIVE OR</b2>
ORI	00 110 100 <b2></b2>	(A) ₄ (A)V <b2> INCLUSIVE OR</b2>
СРІ	00 111 100 <b2></b2>	(A)- <b2> COMPARE</b2>

ROTATE INSTRUCTIONS - ONE BYTE

(One Cycle – PCI)

The accumulator content (register A) may be rotated either right or left, around the carry bit or through the carry bit. Only the carry flip-flop is affected by these instructions; the other flags are unchanged.

RLC		00	000	010	$AM + 1 \leftarrow AM$, $AO \leftarrow A7$, (carry) $\leftarrow A7$ Rotate the content of register A left one bit. Rotate A7 into A0 and into the carry flip-flop.
RRC		00	001	010	$AM \leftarrow AM + 1$, $A7 \leftarrow A0$, (carry) $\leftarrow A0$ Rotate the content of register A right one bit. Rotate A0 into A7 and into the carry flip-flop.
RAL	•	00	010	010	$AM+1 \leftarrow AM, A0 \leftarrow (carry), (carry) \leftarrow A7$ Rotate the content of register A left one bit. Rotate the content of the carry flip-flop into A0. Rotate A7 into the carry flip-flop.
RAR	2	00	011	010	AM \leftarrow AM + 1, A7 \leftarrow (carry), (carry) \leftarrow A0 Rotate the content of register A right one bit. Rotate the content of the carry flip-flop into A7. Rotate A0 into the carry flip-flop.

4.3.3 Program Counter and Stack Control Instructions JUMP INSTRUCTIONS – Three Bytes (Three Cycles – PCI/PCR/PCR)

Normal flow of the program may be altered to an address specified by bytes two and three of an instruction.

JMP (Jump Unconditionally)	01	XXX 100 <b2> <b3></b3></b2>	(P) \leftarrow <b3><b2> jump unconditionally to the instruction located in memory location addressed by byte two and byte three.</b2></b3>
JFC (Jump if Condition False)	01	0C4C3 000 <b2> <b3></b3></b2>	If (C) = 0, (P) $\leftarrow <$ B3> $<$ B2>. Otherwise (P) = (P)+3 If the content of flip-flop C is zero, then jump to the instruction located in memory location $<$ B3> $<$ B2>; otherwise, execute the next instruction in sequence.
JTC (Jump if Condition True)	01	1C4C3 000 <b2> <b3></b3></b2>	If (C) = 1, (P) \leftarrow < B3> <b2>. Otherwise (P) = (P)+3. If the content of flip-flop C is one, then jump to the instruction located in memory location <b3><b2>; otherwise, execute the next instruction in sequence.</b2></b3></b2>

CALL INSTRUCTIONS – Three Bytes (Three Cycles – PCI/PCR/PCR)

Subroutines may be called and nested up to seven levels.

•				
CAL (Call Subrouting Unconditionally)	01	XXX <b2></b2>	110	
		<b3></b3>		

 $(Stack) \leftarrow (P), (P) \leftarrow <B3><B2>$. Shift the content P to the pushdown stack. Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.

. DESCR



GNC 8		C.P.U. DESCRIPTION
CFC 01 (Call Subroutine if Condition False)	OC4C3010 <b2> <b3></b3></b2>	If (C) = 0, (stack) \leftarrow (P), (P) \leftarrow <b3><b2>. Otherwise, (P) = (P) + 3. If the content of flip-flop C is zero, then shift contents of P to the pushdown stack and jump to the instruction located in memory location <b3><b2>; otherwise, execute the next instruction in sequence.</b2></b3></b2></b3>
CTC 01 (Call Subroutine if Condition True)	1C4C3 010 <b2> <b3></b3></b2>	If (C) = 1, (stack) \leftarrow (P), (P) \leftarrow $<\dot{B}3>$. Otherwise,(P)=(P)+3. If the content of flip-flop C is one, then shift contents of P to the pushdown stack and jump to the instruction located in memory location $$;

In the above jump and call instructions $\langle B2 \rangle$ contains the least significant half of the address and $\langle B3 \rangle$ contains the most significant half of the address. Note that D6 and D7 of $\langle B3 \rangle$ are "Don't Care" bits since the CPU uses fourteen bits of address.

RETURN INSTRUCTIONS – One Byte (One Cycle – PCI)

A return instruction may be used to exit from a subroutine; the stack is popped-up one level at a time.

RET	00	XXX 111	(P) \leftarrow (Stack). Return to the instruction in the memory location addressed by the last value shifted into the pushdown stack. The stack pops up one level.
RFC (Return Condition False)	00	0C4C3 011	If $(C) = 0$, $(P) \leftarrow (Stack)$; otherwise, $(P) = (P) + 1$. If the content of flip-flop C is zero, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruc- tion in sequence.
RTC (Return Condition True)	00	1C4C3 011	If $(C) = 1$, $(P) \leftarrow (Stack)$; otherwise, $(P) = (P) + 1$. If the content of flip-flop C is one, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruc- tion in sequence.

RESTART INSTRUCTION – One Byte (One Cycle – PCI)

The restart instruction acts as a one byte call on eight specified locations of page 0, the first 256 instruction words. RST 00 AAA 101 (Stack) \leftarrow (P), (P) \leftarrow (000000 00AA000)

Shift the contents of P to the pushdown stack. The content, AAA, of the instruction register is shifted into bits 3 through 5 to the P--counter. All other bits of the Pcounter are set to zero. As a one-word "Call", eight-byte subroutines may be accessed in the lower 64 words of memory.

otherwise, execute the next instruction in sequence.

4.3.4 Input/Output Instructions ONE BYTE

(Two Cycles – PCI/PCC)

Eight input devices may be referenced by the input instruction.

INP

01 00M MM1

(A) \leftarrow (Input Data Lines). The content of register A is made available to external equipment at state T1 of the PCC cycle. The content of the instruction register is made available to external equipment at state T2 of the PCC cycle. New data for the accumulator is loaded at T3 of the PCC cycle. MMM denotes input device number. The content of the condition flip-flops, S, Z, P, C, is the output on D0, D1, D2, D3 respectively at T4 of the PCC Cycle.

C.P.U. DESCRIPTION

Twenty-four output devices may be referenced by the output instruction.

OUT	01

(Output Data Lines) \leftarrow (A). The content of register A is made available to external equipment at state T1 and the content of the instruction register is made available to external equipment at state T2 of the PCC cycle. RRMMM denotes output device number (RR \neq 00)

4.3.5. Machine Instruction HALT INSTRUCTION – One Byte (One Cycle – PCI) HLT 00

RRM MM1

On receipt of the HALT instruction, the activity of the processor is immediately suspended in the stopped state. The content of all registers and memory is unchanged. The P-counter has been updated and the internal dynamic memories continue to be refreshed.

4.4 INTERNAL PROCESSOR OPERATION

Internally the processor operates through five different states:

INTERNAL STATE



The 8008 is driven by two non-overlapping clocks. Two clock periods are required for each state of the processor. \emptyset 1 is generally used to precharge all data transfers within the processor. A sync signal (divide by two of \emptyset 2) is sent out by the 8008. This signal distinguishes between the two clock periods of each state.

TYPICAL FUNCTION

Send out lower eight bits of address and increment program counter.

Send out lower eight bits of address and suppress incrementing of program counter and acknowledge interrupt.

Send out six higher order bits of address and two control bits, D6 and D7. Increment program counter if there has been a carry from T1.

Wait for ready signal to come true. Refresh internal dynamic memories while waiting.

Fetch and decode instruction; fetch data from memory; output data to memory. Refresh internal memories.

Remain stopped until interrupt occurs. Refresh internal memories.

Execute instruction and appropriately transfer data within processor. Content of data bus transfer is available at I/O bus for convenience in testing. Some cycles do not require these states. In those cases, the states are skipped and the processor goes directly to T1.







The figure below shows state transitions relative to the internal operation of the processor. As noted in the previous table, the processor skips unnecessary execution steps during any cycle. The state counter within the 8008 operates as a five bit feedback shift register with the feedback path controlled by the

instruction being executed. When the processor is either waiting or stopped, it is internally cycling through the T3 state. This state is the only time in the cycle when the internal dynamic memories can be refreshed.



NOTE: CF INDICATES A FAILED CONDITION

STATE TRANSITIONS

(CYCLE 1) (HLT + INT + RETURN(CF)) + (CYCLE 2) (OUT + LMR) + (CYCLE 3) (LMI + JUMP(CF) + CALL(CF))

INTERNAL PROCESSOR OPERATION

INDEX REGISTER INSTRUCTIONS

INSTRUCTION CODING	ORERATION	# OF STATES			MEMORY CYCL	NY CYCLE ONE (1) MEMORY CYCLE TWO					MEMORY CYCLE THREE						
D7 D6 D5 D4 D3 D2 D1 D0	OPERATION	INSTRUCTION	T1 (2)	T2	тз	T4(3)	T5	T1	T2	тз	T4	T5	TI	Ť2	Т3	T4	Т5
11 DDD SSS	Lr112	(5)	PCLOUT	PCHOUT	FETCH INSTR.(5	SSS TO REG. b	REG. 6 TO DOD										
11 000 111	LrM	(8)	PCLOUT	PCHOUT	FETCH INSTR.	(7)		REG. L OUT	REG. HOUT	DATA TO	X	REG. b			11		
11 111 555	LMr	(7)	PCLOUT	PCHOUT	FETCH INSTR	SSS TO REG. 6		REG. L OUT	REG. H OUT	REG. b	(8)				1		
00 0 0 0 1 1 0	Lri	(8)	PCLOUT	PCHOUT	FETCH INSTR.			PCLOUT (8)	PCHOUT	DATA TO	×	REG. b					
00 111 110	LMI	(9)	PCLOUT	PCHOUT	FETCH INSTR.			PCLOUT (8)	PCHOUT	OATA TO			REG. L	REG. H	REG. b		
00 000 000	INr	(5)	PCLOUT	PCHOUT	FETCH INSTR.	×	ADD OP - FLAGS								10001		
00 DDD 001	DCr	(5)	PCLOUT	PCHOUT	FETCH INSTR.	×	SUB OP - FLAGS				1						
ACCUMULATOR GROUP INS	TRUCTIONS			•					·	.	-				·		
10 PPP SSS	ALU OP r	(5)	PCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b	SSS TO REG. 6	ALU OP - FLAGS				Γ						
10 PPP 111	ALU OP M	(8)	PCLOUT	PCHOUT	FETCH INSTR.		•	REG. L OUT	REG. H OUT	DATA TO	×	ALU OP FLAGS			1 1		
00 PPP 100	ALU OP I	(8)	PCLOUT	PCHOUT	FETCH INSTR.			PCLOUT (8)	PCHOUT	DATA TO	×	ARITH OP - FLAGS					
00 000 010	RLC	(5)	PCLOUT	PCHOUT	FETCH INSTR.	×	ROTATE REG. A			1							
00 001 010	RRC	(5)	PCLOUT	PCHOUT	FETCH INSTR.	×	ROTATE REG. A										
0 0 1 0 0 1 0	RAL	(5)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. 6	×	ROTATE REG. A				1						
0 0 0 1 1 0 1 0	RAR	(5)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	×	ROTATE REG. A CARRY AFFECTED										
PROGRAM COUNTER AND S	TACK CONTR	OL INSTRUCT	ONS														
0 1 X X 100	AWE	(11)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. 6			PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b	1 —		PCLOUT (8)	PCHOUT	HIGHER ADD. REG. J	REG TO PCH	REG. 6 TO PCL
01 UCC 000	JFc	(9 or 11)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. D			PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b			PCLOUT (8)	PCHOUT	HIGHER ADD. REG. a (11)	REG TO PCH	REG. b TO PCL
01 100 000	JTC	(9 or 11)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. 6			PCLOUT (B)	PCHOUT	LOWER ADD. TO REG. b	-		PCLOUT(8)	PCHOUT	HIGHER ADD	REG TO PCH	REG. b TO PCL
0 1 X X X 1 1 0	CAL	(11)	PCLOUT	PCHOUT	TO IR & REG. b		>	PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b			PCLOUT(8)	PCHOUT	HIGHER ADD. REG. a	REG.	REG, b TO PCL
0 1 0 C C 0 1 0	CFc	(9 or 11)	PCLOUT	PCHOUT	TO IR & REG. 6			PCLOUT (8)	PCHOUT	LOWER ADD. TO REG, b			PCLOUT(8)	PCHOUT	HIGHER ADD. REG. a (12)	REG. A	REG. b TO PCL
0 1 1 C C 0 1 G	CTe	(9 or 11)	PCLOUT	PCHOUT	TO IR & REG. 6			PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b			PCLOUT(B)	PCHOUT	HIGHER ADD. REG. a (12)	REG TO PCH	REG. b TO PCL
00 X X X I I I	RET	(5)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. D	POPSTACK	×										
00 0 C C 0 1 i	AFc .	(3 or 5)	PCLOUT	PCHOUT	TO IR & REG. D	POP STACK (13)	×										
00 1 C C 0 1 1	RTc	(3 or 5)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	POP STACK (13)	x										
00 AAA 101	RST	159	PCLOUT	PCHOUT	TO REG. & AND PUSH STACK (0-REG. a)	REG TO PCH	REG, & TO PCL										
I/O INSTRUCTIONS	·······			•		A			• • • • • • • • • • • • • • • • • • • •		• · ·				۰		L
0 1 0 0 M M M 1	INP	(8)	PCLOUT	PCHOUT	FETCH INSTR.			REG. A TO OUT (15)	REG. b	DATA TO	COND	REG.b					[
01 R.R.M. M.M.1	OUT	(6)	PCLOUT	PCHOUT	FETCH INSTR.			REG. A (15)	AEG. B	X (17)	1	10 1120. 1			1		
MACHINE INSTRUCTIONS									1.0.001		L	J					4
00 000 00 X	HLT	(4)	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b & HALT (18)						Γ						

and the second second in the second second

NOTES:

11 111 111



NOTES: 1. The first memory cycle is always a PCI (Instruction) cycle, 2. Internally, states are defined as T1 through T5, is some cases more than one memory cycle is required to execute an instruction, 3. Content of the internal data bus at T4 and T5 is available at the

HLT

(4)

PCLOUT

PCHOUT

Common of the internal data bus at the and is is averagine at the data bus. This is designed for testing purposes only.
 Lower order address bits in the program counter are denoted by PCL and higher order bits are designated by PCL.
 During an instruction fatch the instruction comes from memory.

to the instruction register and is decoded.

Temporary registers are used internally for arithmatic operations and data transfers (Register a and Register b.)
 These states are skipped, B, PCR cycle (Memory Read Cycle).

FETCH INSTR. TO IR & REG. D & HALT (18)

 PCM cycle intermory near cycle;
 "X" denotes an idle state;
 PCW cycle (Memory Write Cycle).
 When the JUMP is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle.

and share the sheet of the

- When the CALL is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle. If the condition is fure, the stack is pushed at T4, and the lower and higher order address bytes are loaded into the program counter.
 When the RETURN condition is true, pop up the stack.

- PCC cycle (1/D Cycle)
 The content of the condition flip-flops is available at the data bus: S at 0, 0, 2 at 0, 1, 9 at 0, 2, C at 0, 3.
 A READY command must be supplied for the OUT operation to be completed. An old T 3 stare is used and then the state counter advances to the next memory cycle.
 When a HALT command occurs, the CPU merchally remains in the T3 state unit an INTERNUPT is recognized. Externally, the 3T0-PEC base is indicated.

U. DESCRIP

5.0 PROCESSOR CONTROL SIGNALS

5.1 INTERRUPT SIGNAL (INT)

Interrupt Request - If the interrupt line is enabled (Logic "1"), the CPU recognizes an interrupt request at the next instruction fetch (PCI) cycle by outputting SOS1S2 = 011 at T11 time. The lower and higher order address bytes of the program counter are sent out, but the program counter is not advanced. A successive instruction fetch cycle can be used to insert an arbitrary instruction into the instruction register in the CPU. (If a multi-cycle or multi-byte instruction is inserted, an interrupt need only be inserted for the first cycle.)

When the processor is interrupted, the system interrupt signal must be synchronized with the leading edge of the 01 or 02 clock. To assure proper operation of the system, the interrupt line to the CPU must not be allowed to change within 200nS of the falling edge of 01. An example of a synchronizing circuit is shown on the schematic for the CPU board.



INTERRUPT TIMING

If a HALT is inserted, the CPU enters a stopped state; If a NOP is inserted, the CPU continues; if a "JUMP to 0" is inserted, the processor executes program from location 0, etc. The restart instruction is particularly useful for handling interrupt routines since it is a one byte call.



C.P.U. DESCRIPTION

5.2 START-UP OF THE 8008

When power (VDD) and clocks $(\emptyset 1, \emptyset 2)$ are turned on, a flip-flop internal to the 8008 is set by sensing the rise of VDD. This internal signal forces aHALT(00000000) into the instruction register and the 8008 is then in the stopped state. The following sixteen clock periods after entering the stopped state are required to clear (logic "0") memories (accumulator, scratch pad, program counter, and stack). During this time the interrupt line is at logic "0". Any time after the memories are cleared, the 8008 is ready for normal operation.

To reset the flip-flop and also escape from the stopped state, the interrupt line must go to a logic "1"; it should be returned to logic "0" by decoding the state T11 at some time later than 011. Note that whenever the 8008 is in a T11 state, the program counter is not incremented. As a result, the same address is sent out on two successive cycles.

Three possible sequences for starting the 8008 are

shown in the following examples. The restart instruction is effectively a one cycle call instruction, and it is convenient to use this instruction to call an initiation subroutine. Note that it is not necessary to start the 8008 with a restart instruction.

The selection of initiation technique to use depends on the sophistication of the system using the 8008. If the interrupt feature is used only for the start-up of the 8008 use the ROM directly, no additional external logic associated with instructions from source other than the ROM program need be considered. If the interrupt feature is used to jam instructions into the 8008, it would then be consistent to use it to jam the initial instruction.

The timing for the interrupt with the start-up timing is shown in the timing diagram. The jamming of an instruction and the suppression of the program counter update are handled the same for all interrupts.

Example 1:

Shown below are two start-up alternatives where an instruction is not forced into the 8008 during the interrupt cycle. The normal program flow starts the 8008.

		8008	3 Add	lress o	out									Instructi	on in ROM	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	NOP	(LAA 11 000 000)	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	NOP		Entry
0	0	0	0	0	0	0	0	0	0	0	0	0	1	INSTR1		Directly to Main
0	0	0	0	0	0	0	0	0	0	0	0	1	0	INSTR2		Program
		8008	B Add	ress (Dut									Instructio	on in ROM	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	RST	(RST=00 XYZ 101) A jump to
0	0	0	0	0	0	0	0	х	Y	Z	0	0	0	INSTR1		the main
0	0	0	0	0	0	0	0	х	Y	Ζ	0	0	1	INSTR2		program

Example 2:

A restart instruction is jammed in and first instruction in ROM initially ignored.

		8008	Add	ress C	Dut									Instruction in ROM
0	0	0	0	0	0	0	0	0	0	0	0	0	0	INSTR1 (RST=00 XYZ 101) Start-up
0	0	0	0	0	0	0	0	Х	Υ	Z	0	0	0	INSTRA Routine
0	0	0	0	0	0	0	0	х	Υ	Ζ	0	0	1	INSTRB
0	0	0	0	0	0	0	0	n	n	n	n	n	n	RETURN
0	0	0	0	0	0	0	0	0	0	0	0	0	0	INSTR1 (INSTR1 executed now)
0	0	0	0	0	0	0	0	0	0	0	0	0	1	INSTR2 Main Program

Note that during the interrupt cycle the flow of the instruction to the 8008 either from ROM or another source must be controlled by hardware external to 8008.

5.2.1 Ready (RDY)

The 8008 is designed to operate with any type or speed of semiconductor memory. This flexibility is provided by the ready command line. A high-speed memory will always be ready with data (tie ready line to Vcc) almost immediately after the second byte of the address has been sent out. As a result the 8008 will never be required to wait for the memory. On the other hand, with slow ROMS, RAMS or shift registers, the data will not be immediately available; the 8008 must wait until the ready command indicates that the valid memory data is available. As a result any type or any combination of memory types may be used. The ready command line synchronizes the 8008 to the memory cycle. When a program is being developed, the ready signal provides a means of stepping through the program, one cycle at a time.







USER'S MANUAL

GREAT NORTHERN COMPUTERS LIMITED, 41 CLEOPATRA DR., OTTAWA, CANADA K2G 0B6 TELEPHONE: (613) 225 - 9640

SECTION B MODULAR MICROCOMPUTER

1.0 GNC8, AN 8008 BASED MODULAR MICROCOMPUTER.

The GNC8 is a modular 8008 based prototyping system. This hardware in conjunction with the MONITOR8 software described in Section C allows the user to develop his own hardware system to cater to his particular requirements. The basic GNC8 configuration consists of seven 4 $1/2'' \times 6''$ printed circuit boards with the following functions:

1.1 GNC8 CPU BOARD (GNC8-1)

This board contains the 8008 CPU, clock generators, state decoding and bus switching control logic.

1.2 GNC8 RESTART, TTY I/O BOARD (GNC8-2)

This board contains teletype I/O, reader control and system restart logic.

1.3 GNC8 CONTROL/BUFFER BOARD (GNC8-3)

This board contains 8-Bit bi-directional bus switches and address latches.

1.4 GNC8 ROM BOARD (GNC8-4)

This board contains $2K \times 8$ of 1702 pROM or 1302 mask programmable ROM.

MICROCOMPUT

1.5 GNC8 RAM BOARD (GNC8-5)

This board contains $2K \times 8$ of 2102 RAM.

1.6 GNC8 INPUT BOARD (GNC8-6)

This board contains three 8-Bit input channels.

1.7 GNC8 OUTPUT BOARD (GNC8-7)

This board contains three 8-Bit output channels. The GNC8 system decodes the time division multiplexed signals from the 8008 to provide a 14-Bit parallel address bus and an 8-Bit bi-directional data bus at normal TTL levels. This modularly expandable bus organized structure allows the memory capacity and type and the number of 1/O ports to be tailored to any particular system requirement. The overall GNC8 system organization is shown below. The GNC8 system is designed to run with 500 KHz symmetric non-overlapping clocks.

2.0 GNC8 DETAILED BOARD DESCRIPTIONS.





MICROCOMPUTE

2.1 CPU BOARD (GNC8-1)

The 8008 processor (1) on this board requires 2 phase non-overlapping clocks. These clocks are generated using 2 x 74123 dual monostables. 16A and 16B are cascaded, with Q of 16B connected back to A of 16A. This forms an oscillator with a period equal to the sum of the delays of 16A and 16B. The output of 16B is connected to the negative edge trigger point of 15B and the positive edge trigger point of 15A. 15B produces the Ø1 pulse and 15A the Ø2 pulse which are then fed to the 8008. The 8 data lines of the 8008 are provided with eight 22K Ω pull-up resistors and are only loaded with one LPTTL input each. The 8008 READY line normally is tied to a logic 1 via a $10K\Omega$ resistor. This means that the 8008 will not pause at T3. The READY line is however brought out to PIN 14 of the board to allow the user to run the system with slow memory or to use the READY line to single step through the program. The SYNC signal is buffered out from the 8008 via one low power inverter (8E) and one medium power inverter 12B. The three state lines S0, S1, and S2 are fed directly to a 3205 one out of eight decoder (6). This decoder only presents a low power input load to the 8008. The outputs of the decoder are normally high, only going low for the selected output. $\overline{T1}$ signal from the decoder is fed via 11A to 11B where it is combined with S.Ø2. Thus the output of 11B goes low during Ø2 of the second half of the T1 cycle. This signal ADLL is used to gate the lower 8 bits of the address, which are valid during T1, into the address latches on the control buffer board. ADLL is also used to clock 10B which samples the decoder T11 output. T1 and T11 are combined in 11A and will both produce an ADLL sample pulse. T11 is generated in place of $\overline{11}$ when the processor has just been interrupted. When a $\overline{11}$ state has been generated 10B will hold a low on Q and a high on \overline{Q} until it is restrobed at the start of the next instruction. 4D, 12C and 4A generate S.Ø2, S, S, S.Ø2 where S=SYNC. During T2 ADHL is generated by 9D. This signal is used to gate the upper 6 bits of the address plus control bits CC1 and CC2 into the latches on the control buffer board. ADHL is also used to clock 10A which will output a high on Q until S during T3 when it is reset via 9C. Q from 10A is combined with S in 9A, the output of which is then inverted in 12A. The resultant signal, T3A, is a phase advanced signal synthesized ahead of T3 and is used to generate control signals determining the data flow on the 8-bit data bus. Interrupt signals can originate from the TTY INT signal via 2D or from the system reset push button via 3C and 3B. With the TTY in the idle state, the signal at pin 9 of 11C is a steady high state. When the push button reset is not depressed INTA is held low and hence the output of 11C is low and the input of 13B high. When the push button reset is pressed however, INTA is pulled high by the 10K Ω pull-up resistor and INTB is grounded. As a result 3B outputs a high and

3C a low which produces a low to high transition at the output of 11C and a high to low transition at the input of 13B is transmitted to the Q output of 14, which provides the interrupt to pin 18 of the 8008. When the interrupt has been acknowledged and a T1I state generated, the high level from 10B is combined with T2 and $\overline{S.02}$ in 5A which outputs a low, clearing the interrupt request from 13B and 14.

Two control bits CC1 and CC2 from the latch on the control buffer board are decoded by 4C and 4B. 4C outputs a high for a PCC cycle (input/output operation) and 4B outputs a high for a PCW cycle (write cycle). The WRITE control signal is generated as follows:

During a non PCW cycle 5B always outputs a high and has no effect on 13A which will be set with a high output on its \overline{O} terminal (i.e., the RAM is in the read mode). When the cycle is a PCW cycle, however, 5B will output a low during S.02 of T3 which will set 13A with a low output on \overline{O} (i.e. the RAM is in the write mode) until 13A is cleared again by the clock at the end of \overline{S} .02.

During a PCC cycle the output of 4C is high and this signal goes to 5C. In addition 5C receives T3A and (A12 + A13). The (A12 + A13) signal comes from the control buffer board and is high if the PCC operation is an output operation. Thus for an output operation ALBE goes low during T3A. Similarly OUT is low during S.Ø2 of T3A during an output operation. ALBE is used to transmit data from the low order 8-Bit address latches back onto the data bus. \overline{OUT} is used to strobe the output board decoder and hence the output latches.

DOE is supplied by 3D. DOE is high except during T3A of a non PCW instruction. (i.e., during T3A when no write to RAM is being performed). DOE when it is high allows the 8008 data output to control the 8-Bit data bus. DOE is inverted and supplies a high to 7B during T3A when no write to memory operation is being performed. 7B is in addition fed with a high from 4C during a PCC operation, and with a high from (A12 + A13) via 2C, when the PCC operation specifically is an input operation.

During S.Ø2 in T4 of a PCC input operation the condition flip-flops S, Z, P and C are available at the 8008 data outputs D0, D1, D2 and D3 respectively. In this specific time slot FS becomes high via 7A and 2E. This line can be used to sample the condition flip-flops, but is not used in the basic MOD8 configuration. During the presence of an acknowledged interrupt, during T3A of a non PCW instruction IBS will go low, giving control of the 8-Bit data bus to the restart TTY I/O board. During T3A of a non PCC/ non-PCW (i.e., PCI or PCR cycle) and not during an acknowledged interrupt 7C will receive all high inputs, causing MRE to go high via 2F. Whilst MRE is high the memory has control of the 8-Bit data bus.



MICROCOMPUTER







an feilige





GNC8-1 (CPU) CIRCUIT SCHEMATIC



2.2 RESTART AND TTY I/O BOARD (GNC8-2)

The push button reset on this board normally holds INTA low and 9C outputs a high and 9D a low. If the TTY generates an interrupt IBS goes low and the lower diode array forces 11000000 onto the 8-Bit data bus via 2C, 2B, 2D, 2A, 1C, 1B, 1D and 1A. This is an LAA (i.e., NOP) instruction jammed into the MF8008 on receipt of a TTY interrupt. This has the effect of releasing the MF8008 from the stopped state which it enters in the MONITOR8 software when waiting for TTY input to commence. If the push button reset is pressed INTA goes high and INTB is taken low. This forces 9D to output a high and 9C to output a low. When IBS now goes low, as a result of the interrupt generated by pressing the push button reset, the upper diode array forces 00000101 onto the 8-Bit data bus via 2C, 2B, 2D, 2A, 1C, 1B, 1D and 1A. This is an RST (restart) at address zero instruction iammed into the MF8008 on receipt of a push button reset interrupt. This has the effect of restarting execution at the beginning of the MONITOR8 software.

TTY INT enable is normally held high by a $10K\Omega$ pull-up resistor enabling 7D to pass signals from the TTY input. In the idle mode the TTY provides closed contacts between IN+ and TTY IN— hence the TTY input buffer provides a high to 3D which in turn provides a low to the other input of 7D. The

output of 7D is normally low and this is the TTY INT signal fed to the CPU board. When a start bit is received from the TTY, the TTY input buffer output goes low and the TTY INT signal now transistions from low to high. This causes a TTY interrupt to be generated on the CPU board. After the TTY input routine has been entered INP is pulled low at the ' centre of each of the incoming data bits from the TTY. The software also selects output 0 of the one out of eight decoder 4. Thus at the sample time for each of the incoming bits the output of 3A goes high transmitting the incoming information onto DBO of the 8-Bit data bus via 7A.

To transmit information out to the teletype, the software provides a high on A12 and a low on \overline{OUT} , causing the normally high output of 7C to go low. The software in addition selects output 2 of the one out of eight decoder 4 to go low for a TTY output operation. Thus, the output of 3B will go from its normally low state to a temporarily high state. This gates the out-Put information from DB0 on the 8-Bit data bus via 7B to the 1Q output of latch 8. The 1Q output of 8 in turn drives the TTY output buffer. Similarly when the software selects output 3 of 4 to go low DB0 is latched to appear on 3Q of 8. This output drives the reader control solenoid, allowing the paper tape reader to be started and stopped under program control.



GNC8-2 PRINTED CIRCUIT CARD



MICROCOMPUTER



GNC8-2 (RESTART TTY I/O) CIRCUIT SCHEMATIC



2.3 CONTROL BUFFER BOARD (GNC8-3)

Packages 1, 2, 10, 11, 5, 6, 7 provide a controlled bidirectional bus switch which communicates between the low power MF8008 8-Bit data lines (8-BO thru 8-B7) and the 8-Bit system bus (DB0 thru DB7). The BSE input to 14D and 14C is normally held high via a $10K\Omega$ pull-up resistor. The BSE line is brought out to allow isolation of the MF8008 from the 8-Bit system data bus by disabling the bus switch. This feature is included to allow the implementation of a DMA facility if required. Normally, the direction of data flow is determined by the DOE control signal. When DOE is high data flows from the MF8008 data bus to the system data bus. When DOE is low data flows from the system data bus to the MF8008. The bus switch only presents one LPTTL load on each of the MF8008 data lines. The eight $10K\Omega$ resistors on the system data bus provide pull-up loads for the open collecter buffers on the ROM boards.

7C, 7D and 14A provide a decode function. If A12 or A13 or both are high, the output of 14A is high. Packages 12 and 13 serve to latch the low order address bits A0-A7 during T1 time. The latches are strobed by ADLL. Similarly 3 and 4 serve to latch the high order address bits A8-A13 and control bits CC1 and CC2 during T2 time. These latches are strobed by ADHL. It will be noted that 74193 up/down counters have been used in place of ordinary latches. This is to allow resetting (RAL) and incrementing (IAL) of the address latches under external control (e.g., during a DMA operation). For normal operation RAL and IAL are rendered inoperative by tying them low and high respectively. Packages 8 and 9 allow A0-A7 latches to output latched information back onto the 8-Bit system data bus. This transfer is carried out when ALBE is low and is used for output operations, where the contents of register A (i.e., the data to be output) will have been entered into latches 12 and 13 during T1 time of the second memory cycle.



GNC8-3 PRINTED CIRCUIT CARD





B-9



2.4 ROM BOARD (GNC8-4)

Packages 13, 12, 10, 9, 7, 6, 5 and 4 provide 2K x 8 of 1702 pROM or 1302 mask programmable ROM. All eight ROM's are addressed by A0-A7. A8-A10 are decoded by a one out eight decoder (11). The decoder outputs are used to select each of the 8 ROMS via their \overline{CS} control lines. The data from the selected ROM is buffered onto the 8-Bit system data bus by 1 and 2 which are open collector buffers. The ROM board select is determined using $\overline{E1}$, $\overline{E2}$, and E3, the select lines on 11. A11, A12 and A13 are buffered through cascaded low power inverters allowing access to both the addresses and their complements. A13 or A13 (which ever is chosen) is combined with the MRE control signal in 8D. When the ROM board is not selected 1 and 2 are open circuit, allowing control of the 8-Bit system data bus by other sources. The board select option shown on the schematic replicates the SIM08 ROM address space.



GNC8-4 PRINTED CIRCUIT CARD





8-11



2.5 RAM BOARD (GNC8-5)

Packages 19, 17, 14, 12, 9, 6, 3 and 1 provide 1K x8 of MF2102 RAM similarly 20, 18, 15, 13, 10, 7, 4 and 2 provide a further 1K x 8 of RAM. The WRITE control line dictates whether the RAM is in the read or write mode. The RAM is in the write mode when WRITE is low. The RAM outputs are buffered onto the 8-bit system data bus via 16 and 5. The sixteen RAMS are directly addressed by A0-A9. The RAM board select

is performed by the one out of eight decoder (8). This decoder decodes A10-A12. The board select code for each $1K \times 8$ of RAM is determined by moving the output tap on 8. The connection shown on the schematic replicates the SIM08 RAM address space. The decoded board select signal is inverted and combined with the MRE control line in 11B, which in turn controls the output buffers from the RAM board.



GNC8-5 PRINTED CIRCUIT CARD





GNC8-5 (RAM) CIRCUIT SCHEMATIC



B-13

MICROCOMPUTER

2.6 INPUT BOARD (GNC8-6)

This board provides 3 8-Bit input ports. The input port select is decoded in a one out of eight decoder fed from A9-A11. This allows a system total of eight possible 8-Bit input ports. The one out of eight decoder is controlled by the INP control signal. When this signal is low, an input function is being performed. The selected 8-Bit input port is then gated onto the 8-Bit system data bus.



GNC8-6 PRINTED CIRCUIT CARD





FR

DCOMPUT



2.7 OUTPUT BOARD (GNC8-7)

This provides 3 8-Bit output channels. DBO–DB7, the 8-Bit system data bus is buffered in via open collecter buffers with $10K\Omega$ pull-up resistors on their outputs. Up to 24 8-Bit output ports can be accomodated by the system. They are selected by a one out of eight decode performed on A9 - A11. For an output function A12, A13 can furthermore have 3 states 10, 11 and 01. These additional select signals are decoded and combined with the one out of eight select signals, to yield a total of 24 output port select combinations. The one out of eight decoder is enabled by OUT being low. This corresponds to an output function being performed. When a particular output port is selected its 8-Bit data latch is strobed to latch the information currently being fed in from the 8 bit system data bus.



GNC8-7 PRINTED CIRCUIT CARD



C

MICROCOMPUTER



GNC8-7 (OUTPUT) CIRCUIT SCHEMATIC

3.0 GNC8–8 BACKPLANE AND pROM PROGRAMMER

3.1 INTRODUCTION

The GNC8–8 printed circuit board was designed to interconnect a full set of GNC8 boards into a microcomputer configuration with PROM programming capability. With the inclusion of the seven PROM MONITOR 8 software, power supplies and a teletype, the system becomes an interactive tool for use in all phases of program development and execution.

The following features highlight this product application:

- (1) Lends familiarity with the use and operation of the GNC8 family of circuits.
- (2) Interactively recognizes and interprets 8008 assembly language mnemonics.
- (3) Loads and dumps in symbolic, octal or BNPF formats.
- (4) Executes programs, with or without trapping (breakpoint).
- (5) Edits in octal representation any portion of R/W (RAM) memory.
- (6) Allows real-time execution, I/O interconnects, and probing of signal lines.
- (7) Copies, lists, and programs 1702/1702A type PROM's.

3.2 PHYSICAL DESCRIPTION

The GNC8–8 is made up of a double sided printed circuit-board mounted on a $13.5 \times 5.0 \times 2.0$ inch aluminum chassis. The chassis serves only as a holding medium for the PC card. The unit is intended to be powered from external supplies through the Molex connector provided. Also provided is an Amphenol communication connector mating with the appropriate receptacle on the card. This serves to connect the teletype to the system.

Power requirements depend on the number of GNC8 cards included in the system with maximum limits as indicated:

Voltage	Max. Requirement
+5	3.5A
9	1.5A
+75	750mA (20% duty cycle)
(+12)	250mA (for 8080 only)

The six 8 bit input/output channels are brought out to wire wrap pin headers mounted on dual 0.100" centers; this permits cabling of I/O signals using standard ribbon cable connectors.

3.3 FUNCTIONAL DESCRIPTION

Over one-half of the 13.5 by 5.0 inch board is taken up by interconnect, nine P.C. edge connectors, a power receptacle, a TTY receptacle, a push button switch, and a set of I/O cable receptacles. The remaining surface is occupied by the PROM programmer hardware, including the 24 pin zero insertionforce socket.





CROCOMP

*Not used in 8008 application

GNC8 POWER SUPPLY CONNECTOR

3.3.1 Backplane Section – The nine PC edge connectors and various receptacles are inter-connected as shown on backplane drawing. Four memory slots are allotted for GNC8–4 and GNC8–5 boards. Two slots are provided to accept either GNC8–6, GNC8–7 or compatible user-designed I/O boards. The remaining three board slots are specifically assigned to GNC8–1, GNC8–2, and GNC8–3 boards.

The two signal lines INTA and INTB are connected to an SPDT momentary push button switch as shown below.



- -- The GNC8-2 TTY-RST edge-connector is pinnedout in a similar fashion to an I/O socket with the six TTY lines and the two RESET SW lines as in out data. Two extra control lines, TTY INT and IBS, link this board with the CPU board and serve as interrupt request and acknowledge.
- The GNC8–1 and GNC8–3 edge connectors are interconnected to form the bus-oriented processing element. The signal lines BSE, IAL, and RAL are also wired commonly and extended into the memory field. The READY signal line is brought out of the CPU socket and connected to all four memory sockets; in a similar fashion, four yetunassigned tracks also link the CPU socket and the memory field. The above eight lines are not active in the present design of the GNC8 system and are included in the backplane for future expansion. The user may want to use these in the design of custom memory cards or such.



10

MICROCOMPUTER



GNC8-8 PRINTED CIRCUIT BACKPLANE

- The RAL line is jumpered to ground externally in all GNC8–8 backplanes; this is necessary for the proper normal functioning of the GNC8–3 buffer board.
- An extra power track is brought from Pin 5 of the power receptacle to Pin M of the CPU board socket, again for future use of third-generation microprocessors.
- The present design of GNC8–4 and GNC8–5 cards only make use of the Bi-Directional data bus, the <u>14-bit</u> address bus, the two signal lines MRE and WRITE, and power. Future GNC boards or user designed memory boards may use the other interconnects.
- Both I/O card sockets are identical; the lettering on the backplane drawing assigns one slot to GNC8-6 and one to GNC8-7 only for correspondence in the connector assignment map. All six cable headers have the same bit pin-out assignment as shown by the lettering.

The backplane drawing shows a top view of the GNC8–8 board with card slot assignment and receptacle identification.

3.3.2 pROM Programmer Selection – The PROM Programmer included on the GNC8–8 board is designed as a peripheral I/O device to the microcomputer and as such includes an address decoder and tri-state data bus buffers. Under software control it is capable of programming both the standard 1602/ 1702 and the faster 1602A/1702A PROM devices. An external 75 volt supply is required. This supply should be capable of .75 amps at 20% duty cycle and need not be regulated. The 1/2 amp 50 volt (AC) transformer is sufficient if a large capacitance is included after the full-wave bridge.

The PROM programming hardware can be functionally broken down into the following:

- (1) Timing generator
- (2) Voltage switch/regulator
- (3) I/O address decoder
- (4) Data latch/driver/buffer
- (5) Address latch/driver

IC 12 in conjunction with IC13b and IC13c forms two independent gated multivibrators with cycle times of 150msec and 15msec respectively. IC 7 acts as a two bit output port, latching DB1 and DB2 during the execution of an OUT 013 instruction. If either bit is set the corresponding multivibrator will be enabled. IC15a, when triggered by either of the oscillators generates a 3.25 msec program voltage enable pulse (PVE). The leading edge of the <u>PVE</u> signal triggers a 60 usec address complemented ADCMP signal via IC14a. IC14b delays the PVE signal by 155 usec before triggering IC15b which gives a 3.0 msec program voltage pulse (PVP).

MICROCOMPUTER

During a program cycle (PVE = logic 1) T₁ and T₂ are turned off by the \overline{PVE} signal letting V_{DDS} be pulled to 0.7 volts through D₁. IC16b, T₃ and T₄ buffer the \overline{PVE} signal which in turn enables the pass transistor T₅ during the program cycle. T₆ acts as a current regulator by shunting T₅ base drive during excessive loading. The MC7805 forms a floating regulator adjusted to give CS_S of +48 volts.

 V_{BBS} is normally held at +5 volts by diode D4 and is clamped at 60 volts during programming by diodes D2 and D3. The program pulse is normally held at +5 by IC16e and diode D6. During the program cycle the pass transistor T7 is normally conducting, pulling PRG_S to +48 volts. When IC15b generates the PVP signal T8 is turned on, removing T7 base drive and PRG_S is pulled to ground through the 10K resistor.

1

Diodes D7 and D8 allow V_{CCS} to swing from +5 during reading, to +48 during programming. V_{GGS} is pulled from -9.0 during reading to +12 volts during programming by diode D₅. A light-emitting diode is tied to CS_S to serve as programming indicator.

The I/O port strobe signals are generated by IC6 using the GNC8 $\overline{\text{INP}}$ and $\overline{\text{OUT}}$ pulses and desired addresses as decoded by IC4.

IC2 is an 8 bit address latch addressed as OUTPUT PORT 010 by the GNC8 system. During the first 60 usec of the programming cycle \overrightarrow{ADCMP} causes IC10 and 11 to complement the address before buffering by T9 through T16. IC1, addressed as OUTPUT PORT 011, forms an 8 bit data latch. During the program cycle the \overrightarrow{PVE} line allows transferring this data via IC8 and IC9 to the data drivers T17 through T24. Note that the data to be programmed is complemented by the MONITOR 8 software. During a read cycle the \overrightarrow{PVE} line is held at 1, inhibiting all the data buffers. IC3 and IC5 form an input port, address an INPUT PORT 001, sensing the ROM data through diodes D₁₁ to D₁₈ and feeding the data back to the GNC8 data bus.

The standard MONITOR 8 software includes a programming routine which will allow programming of standard devices in 2 - 3 minutes and 1602A/1702A devices in approximately 1 minute. The routine checks the ROM data byte following each programming pulse. When the data becomes valid, after "n" program pulses, the routine proceeds to cycle the programmer for 4Xn more pulses.

To accommodate 1602A/1702A devices Monitor 8 changes the programming duty cycle from 2% to 20%. After receiving the initial and final address to be programmed the programming routine will respond with CR/LF "%". The user must then type an "A" or "N" to determine the timing loop. Typing A will give a program pulse cycle of 20% for 1702A types and an "N" gives approximately 2% duty cycle for normal devices. Under no condition should standard devices be programmed with excessive duty cycles.



AICROCOMPUTER



GNC8-8 (pROM PROGRAMMER) SCHEMATIC (Sheet 1 of 2)

MICROCOMPUTER







TYPICAL DATA DRIVER



TYPICAL ADDRESS DRIVER

GNC8-8 (pROM PROGRAMMER) SCHEMATIC (Sheet 2 of 2)



It should be noted that attempting to program a standard device using 1602A/1702A timing (20% duty cycle) will destroy the device. Note also that the unprogrammed state for an A series device is all zeros whereas for standard devices it is all ones.

The MONITOR 8 software sees the PROM programming station as an extended memory location, and thus the DUMP OCTAL, DUMP SYMBOLIC, DUMP BNPF and COPY routines will access data from that socket when addresses in the range <u>200000</u> through 200377 are specified.

3.4 SET UP PROCEDURES

The GNC8–8, and in turn all GNC8 boards are supplied with power through the MOLEX 1612R connector provided. Care should be taken to assure correct polarity and placement.

The Microcomputer and MONITOR 8 software have been developed to interface with a model ASR-33 teletype set up for full duplex 20 mA current loop serial transmit/receive and incorporating a relay in the tape reader drive circuit. The following procedure can be used to verify that the teletype is in a compatible mode.

- 1. Disconnect mains line cord.
- 2. Remove cover.
- 3. Referring to the TTY layout and modification drawing locate the current source resistor. Verify that the BLUE wire is on the 1450 OHM tap; change if necessary.

- 4. Locate terminal strip at rear; remove protective strip.
- 5. Verify that the VIOLET wire is on terminal screw #9; if it is on #8, change accordingly.
- Verify that both the WHT/BLU and BRN/YEL. wire are on terminal screw #5. One could be on #4 and the other on #3; if so, change accordingly.
- 7. Check if a reader relay is incorporated; most teletype supplied through minicomputer manufacturers will include the modification. If a reader relay is not included, one must be built and included; refer to the drawing for recommended design and installation.

Once the teletype has been found to conform to requirements, there remains to make up the interconnection to the GNC8 microcomputer.

This consists of a six wire cable terminated with the Amphenol connector supplied (= 57-40140). Any external signal wire already existing must be removed or isolated through a six pole switch. The cable is connected as shown in the drawing.

After both the power and TTY cables have been assembled, the GNC8–8 backplane can be populated with GNC8 boards as per assignment, taking care to insert these with their component side as indicated.

With proper power applied and correct teletype hook up, the RESET switch should cause the MONITOR 8 software to respond with eight dashes on the teletype. All further interactions are as specified in this manual.



MICROCOMPUTER

CIRCUIT CARD

CIRCUIT CARD







OR





AMPHENOL 57-30140 (TTY CABLE)



- Relay and passive components mounted on small circuit card (approx. 2" x 2 1/2").
- (2) Affix inside teletype with 2 screws on tab near capacitor.
- (3) Connect as follows:
 - (a) Reader relay coil through TTY cable to GNC8 connector.
 - (b) Relay contacts to lower screws on Mode Switch.(c) Wire from "Local" screw terminal
 - (c) Wire from "Local" screw terminal spliced into Brown wire at connector plug #4.

TELETYPE LAYOUT AND MODIFICATIONS FOR GNC8









GREAT NORTHERN COMPUTERS LIMITED, 41 CLEOPATRA DR., OTTAWA, CANADA K2G 0B6 TELEPHONE: (613) 225 - 9640



SOFTWARE GUID

SECTION C SOFWARE GUIDE

1.0 MONITOR 8 USERS GUIDE

The monitor 8 software allows symbolic loading and dumping of 8008 programs, and also offers utility editing and manipulation facilities.

1.1 SYSTEM START-UP (GNC8 HARDWARE CONFIGURATION)

1.1.1 Ensure power off to programmer (if one is included), TTY set to local.

1.1.2 Apply CPU power.

1.1.3 Push Reset button.

1.1.4 Turn TTY to "on line" and push reset again. When TTY is on line and a reset is executed the TTY will type a CRLF and 8 dashes followed by a CRLF. (e.g., reset button pushed ------TTY response.

1.2 ADDRESSING

The memory in the 8008 system is organized into banks. Each bank is 0 to 377 octal (256 decimal) bytes in length. When communicating with MONITOR 8 the addresses take the following form:

N5 N4 N3 N2 N1 N0

 $N_{\mbox{O}}-N_{\mbox{S}}$ are octal digits with the following significance:

N5 = Special modifier value 0-3 possible.

- $N_5 = 0$ or 1 memory accessed is normal ROM or RAM.
- N5 = 2 or 3 memory accessed is the pROM in the programming station, if one is attached to the system.
- N4 N3 = Memory Bank Number, value 00-77 possible
 - N4 N3 = 00 to 07 memory accessed is ROM in MOD 8 systems. N4 N3 = 10 to 13 Memory accessed is RAM in MOD8 systems.
- N2 N1 N0 = Byte location within bank, value 000 to 377 possible.

1.3 MONITOR 8 COMMAND SUMMARY

The Monitor 8 system is now ready to load symbolic program input or accept one of the following utility commands.

- LOC (Set current location pointer)
- DLP (Display current location pointer)
- DPS (Dump symbolic)
- LDO (Load octal)
- DPO (Dump octal)
- LBF (Load BNPF format)
- DBF (Dump BNPF format)
- EDT (Enter edit mode)

- XQT (Initiate program execution)
- CPY (Copy routine)
- TRN (Translate routine)
- SBP (Set break-point)
- CBP (Clear Break-point)
- PRG (Program pROM)

1.4 LOC (SET CURRENT LOCATION POINTER)

All data entry and manipulation is done at the address indicated by the current location pointer (CLP). The pointer value is stored and used by the monitor software. After each machine instruction is entered the CLP is updated to point at the next available memory location. The two pseudo operators LOC and DLP allow the user to preset and display the current location pointer.

When LOC is typed the machine responds with a space (to). The user must then specify a six digit address (see adressing). After the last address digit has been entered, the machine responds with CRLF and waits for the next command. The monitor software uses RAM addresses 013350-013377 inclusive, but all other addresses are available to the user.

1.5 DLP (DISPLAY CURRENT LOCATION POINTER)

If the user wishes to display the CLP, he may type in DLP. The machine responds by typing out the CLP and then performs a CRLF and waits for the next instruction.

NOTE: The CLP is destroyed by several of the monitor routines. When this is the case, the monitor will print 8 dashes on completion of the requested function. In these instances, the user should respecify the CLP using the LOC command before proceeding.

1.6 SYMBOLIC PROGRAM INPUT

Once the CLP has been initialized, the user may type in his program. After each mnemonic instruction has been entered, the machine will respond with a CRLF or, if the instruction requires an argument, with a space. All immediate instructions require a 3 digit octal data byte. All jump and call commands require a 6 digit split octal address (see addressing). Input/ output and restart instructions require a 3 digit octal number to specify a port number or restart address. After the instruction and the corresponding argument have been entered, a CRLF will be generated and the next instruction may then be entered. After each entry, the CLP is automatically updated to point to the next available memory location.

There are several bit combinations which will be interpreted by the 8008 as a halt command. The following commands will be interpreted by the monitor as HALT command bit combinations.



Mnemonic	Resultant Octal	8008 Interpretation
HLT	000	HLT
INA	000	HLT
DCA	001	HLT
LMM	377	HLT

1.7 DPS (DUMP SYMBOLIC)

A symbolic listing is generated by typing DPS. The machine will respond with a CRLF and a* (This is the prompter indicating that the machine requires further address information). The user must now type in the initial and final address, defining the block of code to be dumped. These two addresses must be entered as a 6 digit split octal number (see addressing). When the initial address has been entered, the machine responds with a blank and awaits the final address. Then the final address has been entered the machine responds with 3 CRLF's and commences listing. The listing includes the current memory address, the octal instruction and the mnemonic. For a multi-byte instruction the listed address is that of the first byte of the instruction. Any data fields associated with the instruction (immediate data, addresses, I/O port numbers or restart addresses) will be printed following the mnemonic. One instruction is listed per line with 62 lines generated per page. An auto paging feature separates each 11" page by 3 CRLF's. Invalid instructions are displayed as ? ? ?.

1.8 LDO (LOAD OCTAL)

Typing LDO will initiate the octal load routine. As in the dump routine, the machine waits for two octal addresses. It then outputs a CRLF and will begin reading in from the keyboard or tape reader. Each line which contains data must have a / symbol to the left of the data field. Each 3 digit octal value which follows the / is interpreted as data. Leading zeros must be included and each value must be separated by at least 1 blank. Any data to the left of the first / is ignored (Note that this is usually the addresses generated by the DPO routine). When the final address specified has been filled, the routine returns to the monitor.

1.9 DPO (DUMP OCTAL)

The dump routine will list 8 three digit octal values per line. Each line is started by the current address followed by a /. The user must specify the starting and ending address. When a DPO is typed the machine will respond with a CRLF *. The first valid octal digit (0-7) typed will be interpreted as the beginning of the "initial address". (see Adressing). After No has been entered the machine will respond with a space. Next the ending address must be typed. After both addresses are entered the machine does a CRLF and stops, allowing time to prepare the paper tape punch. Pushing any key will start the Dump. It will continue until it has typed the final location and then return to the controller.

If a dump of the pROM station is required the address is specified by a 1 or 3 in the modifier bits of the address (see Addressing).

1.10 LBF (LOAD BNPF FORMAT)

The BNPF load routine is similar to the octal load routine in its initiation. The initial and final addresses are entered and any key will initiate the load. A B signifies the start of a data field and F signifies the end. All enclosed characters must be either P's (1) or N's (0). If a format error occurs, the present memory location is displayed followed by a ? and control returns to the monitor.

FTWARE GUI

1.11 DBF (DUMP BNPF FORMAT)

If a DBF command is run the machine responds with a CRLF and waits for a starting and ending address. These must have the same format as in an octal dump. After the final address is entered a CRLF is typed and the machine halts. Typing any character will start the dump. Each memory location is listed sequentially, five bytes to a line. The dump or BNPF dump routines as described in this manual will list any portion of memory, including the pROM programming station (if one is attached to the system).

1.12 EDT (ENTER EDIT MODE)

The edit mode is entered by typing EDT, The editor responds with a CRLF and types the value of the CLP followed by a /. It is now ready to accept one of the following commands:

nnn	 Where nnn is a three digit octal value to be loaded into memory.
b	 Display memory value
↑	- Decrement the current location pointer

- *AAAAAA Redefine the current location pointer with the value AAAAAA
 - Equivalent to XQT

(a)

R – Return to the monitor

If data is to be loaded it must immediately follow the / symbol. An invalid symbol will cause a CRLF with the CLP retyped. The nnn value is assembled as an 8-Bit word and stored in the memory. Attempting to write into a ROM address will not be flagged, yet the data will not (cannot) be written.

If a blank is entered after the / the current memory location will be displayed. Two options are then available:

a) <-- nnn Replace the current value with nnn.

b) any other symbol will increment the CLP.

Following the CLP / the editor examines the first character inputted to determine the command. If data is to be input immediately, it must be in the first three locations following the /. If the data follows a \leftarrow (used to replace displayed data) the input is relatively format free. The first octal digit will define the replacement data, any other symbols may appear between the \leftarrow symbol and the data. The same is true of the *AAAAAA command. Following the command or data the editor types the new CLP on the next line and is ready to accept the next command.

1.13 XQT (INITIATE PROGRAM EXECUTION)

The XQT command allows the user to start the execution of his program. Following the typing of XQT the machine will respond with a space and wait for the



starting address of the program. The entire user routine is treated as a subroutine which is called from the entered b

monitor. The user may return to monitor by including a RET (return) at the end of his routine.

1.14 CPY (COPY ROUTINE)

Typing CPY will initiate a copy of blocks of memory. Like the dump and load routines this routine requires a start address and an end address (defining the block to be moved). In addition after the block end address has been entered, the machine will respond with a CRLF* and wait for the entry of a third address, the new start address for the block to be copied. After the third address has been entered, the entire block specified will be copied unchanged starting at the new start address. When the copy has been completed control returns to the monitor.

1.15 TRN (TRANSLATE ROUTINE)

Typing TRN when in the monitor mode initiates the translate. This routine is intended for use after a program is running in RAM and it is desired to store it in pROM which will reside in a different bank. No movement of data occurs, but all jump and call addresses which are internal to the bank will be changed to reflect the new specified bank. This routine again requires a start of block and an end of block address, to define the block to be operated on. After the second address has been entered, the machine responds with a CRLF. The machine is now waiting for two three digit octal bank numbers(possible range 000 to 077). After the first bank number has been entered (the source bank number), the machine responds with a \leftarrow and waits for the second bank number (the destination bank number). After the second bank number has been entered, the machine searches the specified block for all call and jump references to the source bank and changes these to refer to the destination bank. When the changes have been completed, the machine returns to the monitor mode.

1.16 SBP (SET BREAK-POINT)

Break-points allow the tracing of program flow during its execution. If a RST 060 command is encountered during program execution the monitor software will print out the contents of the carry flag. A B C L and H registers, the memory contents addressed by the H and L registers and then return to the monitor software.

The SBP command inserts a RST 060 command at the address specified by the user. The address at which the break-point is inserted and the instruction originally found there is retained by the monitor. Before setting subsequent break-points, the monitor will first restore the data at the previous break-point location.

1.17 CBP (CLEAR BREAK-POINT)

The CBP command will restore the data at the present break-point location.

1.18 PRG (PROGRAM pROM)

The monitor software also contains the facility for controlling a pROM programming station if one is

SOFTWARE GUIDE

attached to the system. The programming routine is entered by typing PRG. The programming routine will allow programming a pROM with data presently located in memory. An initial and final address must be specified. The routine will program the data from specified location to the corresponding word location within the ROM.

- e.g. 010177 Location 177 of the pROM
- e.g. There is a one to one correspondence between the address being read within a bank and the address being programmed in the pROM.

To accomodate 1602A/1702A devices it is necessary to change the programming duty cycle from 2% to 20%. After receiving the initial and final address to be programmed the programming routine will respond with CRLF "%". The user must then type an "A" or "N" to determine the timing loop, Typing A will give a program pulse duty cycle of 20% for 1702A types and an "N" gives approximately 2% duty cycle for 1702 devices. There is no check for validity of the constants entered and under no condition should standard devices be programmed with excessive duty cycles.

The programming routine will first check if the PROM data is equal to the program data. If the byte patterns are identical the routine proceeds to the next address. If the location must be programmed the device is hit with a single program pulse and the data is again checked against the desired data. When the data is finally read as being valid, after B program pulses, the device is hit with an additional $4 \times B$ program pulses.

It should be noted that attempting to program a standard device using 1602A/1702A timing (20% duty cycle) will destroy the device. Note also that the unprogrammed state for an A series device is all lows whereas for standard devices it is all highs.

1.19 CONTROL A

Included in the TTY input routine is a check for the CTRLA key. Depressing the CTRL button and A key simultaneously will cause the machine to immediately return to the monitor routine, and is equivalent to a monitor restart.

1.20 RUBOUT

Octal data input routines will accept a RUBOUT command. Each time the RUBOUT key is pressed a \leftarrow symbol is printed and a character is deleted. Typing two RUBOUTS will delete two characters etc. The rubout routine for octal values will "back space" only to the beginning of the field. Data is represented by 1 field (or byte) whereas addresses are represented by two bytes (fields). The routine will type a \leftarrow for each RUBOUT until it reaches the beginning of the field where it will accept a RUBOUT but will not type any symbol and will not continue to back space.









GREAT NORTHERN COMPUTERS LIMITED, 41 CLEOPATRA DR., OTTAWA, CANADA K2G 0B6 TELEPHONE: (613) 225 - 9640



SECTION D SOFTWARE LISTING

1.0 MONITOR SOFTWARE LISTINGS

This section contains a complete listing of the MONITOR 8 software. In addition it contains a list of the eight reset points (restart 0-7) and a list of entry points for the MONITOR 8 subroutines. To save the time required to recode this software, the complete software package, 7 ROM's, may be purchased from Microsystems International Limited at a nominal surcharge over the normal component price, to cover the cost of programming the ROMs.

	PESET INDEX
DECET NA	FUNCTION
RESEI NO	CALD START GENERAL RESTART
RST 010	GA TA RAM 7 (FAR USER)
RST 020	AUTPUT AN ASCII CHARACTER
RST 030	INPUT AN ASCII CHARACTER
RST 040	TEST FOR RUBAUT
RST 050	SFARCH FØR CHARACTER IN 'E' REGISTER
RST 060	ARFAKPAINT FXECHTE
RST 070	TIMING LØØP
	SUBRØUTINE INDEX
	(START ADDRESSES OF MANY OF THE ROUTINES USED HERE,
	WHICH MAY BE USABLE IN ØTHER SØFTWARE)
START AD	DDRESS FUNCTION
000013	ØUTPUT CARRIAGE RETURN AND LINE FEED
000177	TEST FOR OCTAL CHARACTER
000205	3 DIGIT ØCTAL INPUT (COMPRESSED TØ 1 BYTE)
000253	3 DIGIT ØCTAL ØUTPUT (USED TØ DISPLAY I BYTE)
000311	ADDRESS INCREMENT (USES CLP-LØC 013377,013376)
000326	ADDRESS DECREMENT
000344	ADDRESS COMPARE (CLP,CLP-I)
000362	COMPARE AND INCREMENT (USED TO TEST FOR END OF ROUTINE)
001000	ØCTAL DUMP (DPØ)
001023	FEICH DATA FROM LOCATION ADDRESSED BY CLP
001047	DISPLAY DATA AT CLP
001033	AUTPUT OD (LE OLD
001111	DUITUI GR/LF, GLF
001120	ACTAL INDUT (IDA)
001200	INPUT AN ADDRESS (2 BYTES)
001236	ACTAL FRITAD (FRT)
001336	INDIRECT
001353	CIFAR BREAKPOINT (CBP)
002000	PROM PROGRAMNING ROUTINE (PRG)
002110	SET UP CLP (LAC)
002115	DUMP IN BNPF FØRMAT (DBF)
002201	LØAD IN BNPF FØRMAT (LBF)
002257	BANK TØ BANK TRANSLATE (TRN)
002347	SET BREAKPØINT (SBP)
003000	CONTROLLER ROUTINE
003131	GENERAL ERRØR RØUTINE
003150	TABLE SEARCH
003244	BREAKPØINT EXECUTE
005063	REGISTER DECØDE
005313	PRINT 3 ASCII BYTES
000000/	006 LAI 001 (RST 000) CØLD START
000002/	125 ØUT 012 IDLE TTY
000003/	250 XRA
000004/	127 ØUT 013 IDLE PTR
000005/	104 JMP 003000 GØ TØ CØNTRØLLER
000010/	104 JMP 007000 (RST 010) USERS RØUTINE
000015/	UIG LBI ZID (UK) CK/LF RØUIINE
000015/	(0.5 B 1 2 12 (LF))
0000101	



*N

FTWARE LISTING 0/P ONE CHARACTER (RST 020) 000020/ 026 LCI 375 000022/ 036 SET UP TIMING LDI 177 IST BIT IS LONGER 000024/ 075 **RST 070** 000025/ 104 000030/ 006 JMP 000140 CØNTINUED ELSEWHERE I/P CHARACTER (RST 030) LAI 001 000032/ 127 ØUT 013 ENABLE PTR 000033/ 036 000035/ 104 000040/ 006 SET UP TIMING LDI 302 JMP 000075 CØNTINUED LAI 177 (RST 040) RUBØUT TEST 000042/ 271 000043/ 013 CPB RFZ NØT RUBØUT SØ RETURN 000044/ 016 LBI 337 Ø/P ARRØW 000046/ 025 **R**ST 020 000047/ 007 RET FLAG SET TØ IGNØRE INPUT 000050/ 035 (RST 050) RST 030 SEARCH FØR CHAR 000051/ 301 LAB FETCH I/P IN REG E 000052/ 274 000053/ 053 CPE CØMPARE RTZ GØT CHAR JMP 000050 TRY NEXT ØNE RTZ 000054/ 104 000057/ 377 HLT UNUSED BYTE 000060/ 104 000063/ 301 JMP 003244 (RST 060) XQT BRKPT LAB I/P (CONT) 000064/ 074 CPI 001 CNTRL A I/P 000066/ 013 RFZ NØ- GØ AHEAD 000067/ 005 **RST 000** YES- PANIC AND RESTART 000070/ 030 IND (RST 070) TIMING LOOP 000071/ 110 JFZ 000070 L00PING 000074/ 007 DØNE RET 000075/ 377 000076/ 075 WAIT FØR I/P I/P(CØNT) HLT TIME IST BIT RST 070 000077/ 250 CLEAR A REG XRA 000100/ 127 ØUT 013 IDLE PTR FØR NØW 000101/ 125 000102/ 026 000104/ 036 ØUT 012 START Ø/P LCI 370 SET UP 1 BIT DELAY LDI 171 000106/ 075 **RST 070** WAIT FØR IT 000107/ 101 000110/ 054 GET BIT INP 000 COMPLEMENT I/P XRI 377 000112/ 125 ECHØ TØ Ø/P ØUT 012 000113/ 032 **RØTATE INTØ B** RAR 000114/ 301 000115/ 032 LAB WITH PREVIOUS RAR BITS 000116/ 310 LBA BUMP COUNTER 000117/ 020 INC 000120/ 110 000123/ 301 JFZ 000104 LØØP FØR MØRE BITS GØT 8 BITS NØW LAB 000124/ 044 NDI 177 IGNØRE PARITY (MSB) 000126/ 310 LBA 000127/ 036 LDI 171 0/P STOP RST 070 000131/ 075 AND Ø/P IDLE STATE LAI 001 000132/ 006 000134/ 125 ØUT 012 000135/ 104 000140/ 020 JMP 000063 TØ BE CØNTINUED Ø/P (CONT) INC JFZ 000022 KEEP TIMING 000141/ 110 000144/ 250 XRA CLEAR A 000145/ 125 ØUT 012 START Ø/P SET UP TIMING 000146/ 026 LCI 370 000150/ 036 LDI 171 000152/ 075 **RST 070** WAIT FOR NEXT BIT 000153/ 301 LAB FETCH BIT FROM B 000154/ 125 ØUT 012 AND ØUTPUT BIT NØW SET UP THE NEXT 000155/ 032 RAR 000156/ 310 LBA BIT, STØRE IT IN B 000157/ 006 LAI 000 000161/ 032 RAR 000162/ 201 ADB 000163/ 310 LBA 000164/ 020 INC BUMP COUNT 000165/ 110 JFZ 000150 MØRE TØ Ø/P, SØ LØØP 000170/ 036 LDI 171 DØNE 0/P STOP AND IDLE BITS 000172/ 075 **RST 070** 000173/ 006 LAI 001 000175/ 125 **ØUT** 012



000176/007 000177/035 000200/044 000202/074 000204/007 000205/106 000210/110 000213/301 000214/012 000215/012 000216/370 000217/035 000221/150 000221/150 000221/150	RET RST 030 NDI 370 CPI 060 RET CAL 000177 JFZ 000205 LAB RRC RRC LMA RST 030 RST 040 JTZ 000205 LAM NDI 300	G00DBYE FETCH CHAR TEST FOR OCTAL MASK 3 BITS IS IT OGX? (ZF TELLS ALL) G0 AWAY GET DIGIT OCTAL I/P NOT OCTAL, TRY AGAIN PUT DIGIT IN A ROTATE ROTATE STASH IT FETCH DIGIT TEST FOR RUBOUT TRY AGAIN FETCH LAST DIGIT MASK UNUSED BITS
000227/ 370	LMA LAI 007	STØRE IT Put in 3 møre bits
000232/ 241	NDB	RØTATE INTØ PØSITIØN
000234/ 002	RLC	
000236/ 207	ADM	ADD IN THE ØLD DATA
000237/ 370	LMA RST 030	FETCH DIGIT ENTRY FØR
000241/045	RST 040 JTZ 000217	TEST CØRRECTIØN DØNE RUBØUT
000245/ 006	LAI 007	MASK ALL BUT 3 BITS
000250/ 207	ADM	ADD THE PREVIOUS BITS
000251/ 370	LMA RET	STASH DATA DØNE
000253/ 016	LBI 240	(BLANK) ØCTAL Ø/P
000256/ 307	LAM	FETCH BYTE
000257/002	R LC R LC	MØVE BITS 7 AND 8 Tø pøs 1 and 2
000261/ 044	NDI 003	MASK THE REST
000265/ 310	LBA	SET UP FOR 0/P
000266/ 025	RST 020	0/P Fecth byle
000270/ 012	RRC	SET UP BITS 4,5,6
000271/012	R RC R RC	
000273/ 044	ND1 007	MASK
000277/ 310	LBA	CONVERT
000300/ 025	RST 020	0/P
000302/ 044	NDI 007	DITS 1,2,3 THIS TIME
000304/004	ADI 260	NOW O/P
000307/ 025	RST 020	
000310/ 007	RET LLI 376	ALL DØNE Set tø CLP Address incr
000313/ 056	LHI 013	2 BYTES
000316/ 010	INB	INCR LSB
000317/ 371	LMB	STØRE
000321/ 060	INL	YES-INCR MSB
000322/ 317		FETCH
000324/ 371	LMB	STØRE
000325/ 007	RET LLI 376	DØNE Set tø CLP Address decr
000330/ 056	LHI 013	2 BYTES
000332/ 317	DCB	DECR
000334/ 371	LMB	SIØRE Paint ta MSB
000336/ 010	INB	WAS LSB
000337/ 013	RFZ	NØ-RETURN

GNC 8



000340/ 317 YES-DØ MSB LBM 000341/ 011 DCB 000342/ 371 LMB 000343/ 007 DØNE RET ADDRESS COMP LLI 377 SET TØ CLP 000344/ 066 4 BYTES 000346/ 056 LHI 013 FETCH MSB 000350/ 307 LAM 000351/ 061 DCL. FETCH LSB 000352/ 317 LBM 000353/ 061 DCL 000354/ 277 CØMPARE MSB CPM 000355/ 013 RFZ NØT EQUAL-RETURN 000356/ 301 000357/ 061 PUT LSB INTØ A LAB DCL 000360/ 277 CPM CØMPARE 000361/ 007 RET GØ AWAY (ZF=1 IF EQUAL) 000362/ 106 CAL 000344 COMP ADDR COMP ADDR AND 000365/ 110 INCR IF NØT = JFZ 000311 INCR ADDR 000370/ 005 **RST 000** NØW RESTART 000371/ 300 UNUSED LOCATIONS LAA 000372/ 300 LAA 000373/ 300 LAA 000374/ 300 LAA 000375/ 300 LAA 000376/ 300 LAA 000377/ 300 LAA ØCTAL DUMP (DPØ) 001000/ 377 HLT WAIT 001001/ 046 001003/ 106 001006/ 106 LEI 010 SET UP CHAR/LINE CAL 001073 Ø/P CLP CAL 001047 Ø/P CLP CØNTENTS CAL 000362 INCR AND COMPARE CLP 001011/ 106 001014/ 041 DCE INCR LINE COUNT 001015/ 150 JTZ 001001 NEW LINE, PRINT ADR JMP 001006 SAME LINE, JUST LØØP LLI 377 SET TØ CLP GET DA 001020/ 104 001023/ 066 001025/ 056 GET DATA (FRØM CLP) EXTENDED ADDRESS LHI 013 001027/ 307 LAM MS IN 'A' PUTS DATA INTØ 013370 001030/ 061 DCL 001031/ 367 001032/ 350 LLM LS IN L NØW PUT MS IN H LHA 001033/ 002 RØTATE TØ TEST BIT 8 RLC 001034/ 307 LAM FETCH LS 001035/ 003 RETURN IF NOT EXTENDED MEMORY RFC 001036/ 056 LHI 013 GET DATA FROM I/P PORT 001040/ 306 SET TEMP STØRE LØCATIØN LAL 001041/ 066 001043/ 121 001044/ 103 LLI 370 ØUT 010 Ø/P LS GET DATA INP 001 001045/ 370 LMA PUT INTØ MEMØRY 001046/ 007 001047/ 106 001052/ 104 RET GØI CAL 001023 GET DATA FRØM CLP JMP 000253 AND PRINT IT 0/ ' HHHLLL 001055/ 066 SET TØ CLP LLI 377 001057/ 056 001061/ 016 LHI 013 Ø/P BLANK LBI 240 001063/ 025 **RST 020** 001064/ 106 CAL 000256 Ø/P MS BYTE 001067/ 061 001070/ 104 DCL Ø/P LS BYTE JMP 000256 AND RETURN TØ CALL WHEN DØNE 001073/ 066 LLI 377 SET TØ CLP PRINT CR/LF HHHLLL 001075/ 056 LHI 013 001077/ 106 CAL 000013 Ø/P CR/LF CAL 001064 Ø/P ADR LBI 257 Ø/P SLASH 001102/ 106 001105/ 016 001107/ 025 **RST 020** 001110/ 007 RET DØNE 001111/ 106 CAL 001023 SET TØ CLP GET CLP PUT DATA THERE 001114/ 104 JMP 000205 FETCH DATA 001117/ 300 LAA NOP NOT USED CAL 000013 0/P CR/LF 001120/ 106 ØCTAL INPUT (LDØ) 001123/ 046 LEI 057 SEARCH FØR SLASH (/) 001125/ 055 001126/ 035 **RST 050 RST 030** FETCH CHARACTER

001127/ 301

LAB

001130/ 074 CPI 015 IS IT A CR 001132/ 150 JTZ 001123 YES- WAIT FOR ANOTHER SLASH CAL OOIIII NO- PUT DATA AT CLP 001135/ 106 001140/ 106 CAL 000362 CØMPARE AND INCR CLP 001143/ 104 001146/ 066 JMP 001126 L00P SET UP 'L' LLI 373 COPY (CPY) 001150/ 106 CAL 001205 INPUT NEW START OF BLOCK 001153/ 106 CAL 001023 SET UP H AND L 001156/ 327 001157/ 066 FETCH DATA LCM LLI 373 001161/ 106 CAL 001025 SET H,L TØ NEW ADR 001164/ 372 STØRE DATA LMC 001165/ 106 001170/ 066 CAL 000362 INCR FRØM ADR LLI 372 CAL 000313 INCR TØ ADR JMP 001153 LØØP 001172/ 106 001175/ 104 LLI 377 SET CLP CAL 000013 Ø/P CR/LF 001200/ 066 GET ADDRESS (2 BYTES) 001202/ 106 Ø/P * 001205/ 016 LBI 252 001207/ 025 **RST 020** 001210/ 056 LHI 013 CLP PAGE 001212/ 106 001215/ 061 CAL 000205 GET A BYTE (MS) DCL SET L FØR LS 001216/ 035 001217/ 045 001220/ 110 RST 030 RST 040 GET NEXT BYTE RUB-ØUT? JFZ 000213 NØ-GET THE NEW BYTE AS BEFØRE 001223/ 060 001224/ 307 001225/ 044 YES-RESTORE L TO MS ADR INL LAM FETCH MS BYTE MASK 3 BITS NDI 370 001227/ 370 LMA STØRE CAL 000240 GET 3 NEW BITS JMP 001215 NØW- THE LS BYTE 001230/ 106 001233/ 104 001236/ 106 CAL 001073 CR/LF+CLP ØCTAL EDITØR (EDT) CAL 001247 PRØCESS LINE (BYTE) 001241/ 106 001244/ 104 001247/ 035 JMP 001236 LØØP **RST 030** FETCH I/P 001250/ 301 LAB. TEST FØR 'R' 001251/ 074 CP1 122 JTZ 003014 YES-THEN RETURN 001253/ 150 TEST FØR '*' 001256/ 074 CPI 052 001260/ 066 LLI 377 SET L TØ CLP 001262/ 150 JTZ 002110 GØ TØ LØC RØUTINE 001265/ 074 001267/ 150 TEST FOR '0 CPI 100 JTZ 003320 GØ TØ XQT TEST FOR 'UP ARROW' 001272/ 074 CPI 136 JTZ 000326 THEN DECR CLP CPI 040 TEST FØR BLANK JTZ 001321 PRINT THIS BYTE 001274/ 150 001277/ 074 001301/ 150 001304/ 106 CAL 000200 FAILED ALL TESTS, IS I/P @CTAL? 001307/ 013 RFZ NØ- IGNØRE IT 001310/ 106 001313/ 106 CAL 001023 YES-SET H AND L CAL 000213 GET 2 MORE DIGITS AND STORE THE BYTE 001316/ 104 JMP 000311 INCR CLP AND LØØP CAL 001047 FETCH AND PRINT DATA 001321/ 106 I/P MØRE TØ 'A' REG 001324/ 035 **RST 030** 001325/ 301 LAB 001326/ 074 CPI 137 IS IT BACK ARROW 001330/ 152 CTZ 000205 YES-REPLACE DATA BYTE JMP 000311 INCR CLP AND L00P 001333/ 104 001336/ 066 LLI 371 INDIRECT JUMP SET H,L TØ UNUSED RAM STØRE 'JMP' 001340/ 056 LHI 013 001342/ 076 LMI 104 001344/ 060 INL 001345/ 371 LS ADR IN 'B' LMB 001346/ 060 INL 001347/ 370 LMA MS ADR IN 'A' 001350/ 104 JMP 013371 GØ JMP IN 001353/ 066 LLI 365 CLEAR BREAKPØINT (CBP) **3 BYTES FØR BRKPT PØINTERS** 001355/ 056 LHI 013 001357/ 347 LEM WHAT WAS INSTR 001360/ 060 INL 001361/ 060 INL CAL 001027 SET H AND L 001362/ 106 IS L= 100 (NØ BRKPT SET) 001365/ 036 LDI 100



001367/ 273 CPD 001370/ 053 YES-RETURN UNTOUCHED RIZ 001371/ 374 LME NØ- CLEAR BRKPT 001372/ 066 LLI 367 REPLACE INSTR 001374/ 056 001376/ 373 PUT 100 IN MS ADR LØCATIØN LHI 013 LMD 001377/ 007 RET GO AWAY 002000/ 016 LB1 002002/ 025 RST 002003/ 035 RST 002004/ 002 RLC PRØGRAMMER (PRG) TYPE Z LBI 045 RST 020 RST 030 INPUT TIMING CONSTANT GIVING A= 005 (1602A/1702A) 002005/ 002 RLC 002006/ 340 LEA N= 071 (1602/1702) SAVE AWAY FOR LATER 002007/ 106 CAL 001023 GET DATA AND SET H AND L

 002007/106
 CAL UUIU23
 GET DRUM ADDRESS

 002012/306
 LAL
 GET PRUM ADDRESS

 002013/121
 ØUT 010
 AND ØUTPUT TØ PRUGRAMMER

 002014/103
 INP 001
 GET RUM DATA

 002015/277
 CPM
 AND IF NØT EQUAL

 002016/112
 CFZ 002027
 GØ PRUGRAM

 002021/106
 CAL 000362
 INCREMENT ADDRESS PØINTER

 002024/104
 JMP 002007
 AND GØ BACK TØ TEST NEXT BYTE

 002027/016
 LBI 001
 START WITH 1 TRY
 PRUG. SEQUI

 OO2023/
 IO4
 JMP
 OO2007
 AND
 GØ
 BACK
 II

 O02027/
 OI6
 LBI
 OO1
 START
 WITH
 I

 O02031/
 IO6
 CAL
 O02051
 GØ
 PRØGRAM
 IT

 O02034/
 JOI
 LAB
 DATA
 IS
 NØW
 RE

 O02035/
 OO2
 RLC
 SØ
 ØVERKILL
 4
 PRØG. SEQUENCE DATA IS NOW READ AS CORRECT SØ ØVERKILL 4 TIMES 002035/ 002 RLC 002037/ 310 LBA B STILL CØUN 002040/ 106 CAL 002051 GØ ØVERKILL B STILL COUNTS TRIES 002043/ 011 UNTIL B DCB 002044/ 110 JFZ 002040 EQUALS ZERØ 002047/ 025 RST 020 AND ØUTPUT AND BUTPUT NULL CHARACTER 002050/ 007 INDICATING END OF BYTE RET 002051/ 307 002052/ 054 LAM GET DATA XRI 377 ØUT 011 COMPLEMENT IT AND PUT IT IN THE BUFFER 002054/ 123 002055/ 006 SET UP FOR THE 15MSEC LAI 004 002057/ 127 002060/ 250 002061/ 127 ØUT 013 PULSE GENERATØR HIT IT ØNCE XRA GIVING ØNE 3.0 MSEC PULSE E STILL HAS TIMING CØNSTANT ØUT 013 002062/ 324 LCE 002063/ 036 002065/ 075 INNER TIME-BUT LDI 325 **RST 070** LOOP 002066/ 021 TØTAL LØØP TIME IS DCC 002067/ 110 JFZ 002063 15 MSEC ØR 160 MSEC 002072/ 103 002073/ 277 INP 001 HOWS THE DATA LOOK? CPM 002074/ 053 IF THE SAME RETURN RTZ 002075/ 010 B COUNTS UNSUCCESSFUL TRIES INB 002076/ 110 002101/ 106 JFZ 002051 IF NØT 377 TRIES TRY AGAIN CAL 001055 PRINT CURRENT LØCATIØN PØINTER 002104/ 016 LBI 277 002106/ 025 RST 020 AND THEN A 2 AND GIVE UP BY DUING 002107/005 RST 000 A CØMPLETE RSTART 002110/066 LLI 377 ADR ØF CLP SET 002112/104 JMP 003143 I/P ADR, RET HØME SET CLP (LØC) 002115/ 000 BNPF DUMP (DBF) HLT WAIT 002116/ 066 002120/ 076 LLI 371 LMI 005 SCRATCH LOCATION 0/P 5 BYTES PER LINE 002122/ 016 LB1 240 NOW, 0/P A BLANK 002124/ 025 **RST 020** 002125/ 106 002130/ 360 CAL 001023 GET DATA SAVE IT IN L Ø/P 'B' LLA 002131/ 016 LBI 302 002133/ 025 RST 020 002134/ 046 002136/ 306 8 BITS PER BYTE LEI 010 RØTATE DATA IN 'L' LAL 002137/ 002 PUT NEXT BIT IN CARRY RLC 002140/ 360 LLA LBI 316 SET 'B' TØ 'N' JFC 002150 IF BIT IS 0, JUMP 002141/ 016 002143/ 100 002146/ 016 BIT =1 SØ CHANGE TØ 'P' LBI 320 0/P WHATEVER IT IS 002150/ 025 RST 020 002151/ 041 ONE MORE BIT DONE DCE 002152/ 110 JFZ 002136 LOOP IF MORE



DFTWARE LISTING

D-7

-7

002155/ 016 LBI 306 DØNE BYTE,Ø/P 'F' 002157/ 025 **RST 020** 002160/ 106 002163/ 066 CAL 000362 INCR, COMP CLP SET UP 'L' AGAIN LLI 371 002165/ 317 LBM ONE MORE BYTE O/P 002166/ 011 DCB 002167/ 371 LMB 002170/ 110 JFZ 002122 MORE ON THIS LINE 002173/ 106 CAL 000013 NEW LINE (CR/LF) JMP 002116 KEEP GØING 002176/ 104 BNPF LØAD (LBF) WAIT FØR A 'B' 002201/ 300 LAA 002202/ 046 LEI 102 002204/ 055 **RST 050** 002205/ 046 002207/ 106 LEI 370 NOW 8 BITS EXPECTED CAL 001023 SET H,L 002212/ 076 LMI 000 CLEAR SOME RAM 002214/ 035 **RST 030** FETCH CHARACTER INTO 'A' IS IT 'N' 002215/ 301 LAB 002216/ 074 CPI 116 002220/ 150 JTZ 002232 YES- STASH IT XRI 377 CPI 257 NØ -COMPLEMENT IS IT 'P' 002223/ 054 002225/ 074 002227/ 110 JFZ 002101 NØ-ERRØR YES- PUT BIT IN CARRY 002232/ 032 RAR 002233/ 307 GET PREVIOUS BITS LAM 002234/ 022 002235/ 370 RAL RØTATE IN NEW BIT LMA STASH IT 002236/ 040 INE COUNT YOUR BITS 002237/ 110 002242/ 035 JFZ 002214 NØT DØNE,LØØP RST 030 YES-ØNE MØRE CHECK 002243/ 301 002244/ 074 LAB LAST CHARACTER MUST BE AN 'F' CP1 106 002246/ 110 002251/ 106 JFZ 002101 NØ-PANIC CAL 000362 YES-INCR CLP, CHECK IF DØNE 002254/ 104 002257/ 066 JMP 002202 LØØP IF YØU GET HERE LLI 373 BANK TØ BANK TRANSLATE(TRN) 002261/ 106 002264/ 016 CAL 000205 FETCH ØLD BANK NØ. LBI 337 Ø/P BACK ARRØW 002266/ 025 **R**ST 020 002267/ 061 DCL FETCH NEW BANK NØ. 002270/ 106 002273/ 106 CAL 000205 CAL 001023 GET DATA (INSTR) 002276/ 347 LEM 002277/ 106 CAL 006320 IS IT 1,2 ØR 3 BYTE INSTR LEA 'A' HAS PØINTER (0=IBYTE) 002302/ 340 002303/ 106 CAL 000362 INCR CLP (1=2BYTE) 002306/ 304 LAE **RØTATE PØINTER** (3=3BYTE) 002307/ 012 RRC 002310/ 140 002313/ 074 JTC 002302 LOOP FOR MORE WAS IT A 3 BYTE INSTR (JMP ØR CAL) CPI 140 002315/ 110 JFZ 002273 NØ-GØ TØ NEXT BYTE 002320/ 106 002323/ 061 002324/ 307 CAL 001023 YES-SET UP H,L DCL TØ LAST BYTE ØF JMP ØR CAL LAM FETCH BYTE 002325/ 056 LHI 013 WAS IT OUR MAGIC NO.? 002327/ 066 LLI 373 002331/ 277 002332/ 110 CPM JFZ 002273 NØ-GØ AWAY 002335/ 061 YES-GET THE NEW ONE DCL 002336/ 347 002337/ 106 002342/ 061 LEM CAL 001023 SET UP H.L DCL (LS-1) ØF CØURSE 002343/ 374 002344/ 104 REPLACE MS BYTE LME JMP 002273 NOW- WE ARE REALLY DONE 002347/ 106 CAL 001353 CLEAR ØLD SET BREAKPØINT (SBP) CAL 001200 FETCH ADR ØF NEW BRKPT 002352/ 106 CAL 001023 SET UP H,L TØ CLP 002355/ 106 002360/ 326 LCL SAVE H,L 002361/ 335 LDH 002362/ 076 002364/ 056 LMI 065 SET RST 060 INTØ LØCATIØN LHI 013 SAVE THE ØLD INSTR 002366/ 066 LLI 365 002370/ 370 LMA IT WAS LEFT IN 'A' 002371/ 060 INL

002372/ 372 'L' (LS ADR) LMC 002373/ 060 INL 'H' (MS ADR) 002374/ 373 LMD 002375/ 104 JMP 003000 GØ HØME TØ MØMMY CAL 000013 CR/LF MONITOR AND CONTROLLER 003000/ 106 LEI 010 LBI 255 SET UP LOOP 003003/ 046 CHARACTER IS '-' 003005/ 016 003007/ 025 GØ PRINT **RST 020** 003010/ 041 003011/ 110 COUNT DCE JFZ 003007 LØØP 003014/ 146 CAL 000013 NEW LINE CAL 003067 FETCH INPUT 003017/ 146 JFC 003017 LØØP IF NØT 'A'-'Z' Cal 003100 nøw get twø møre characters 003022/ 100 003025/ 146 003030/ 146 CAL 003150 FIND IT IN THE TABLE 003033/ 150 JTZ 006000 NØT FØUNDII GØ TØ LDS 003036/ 066 003040/ 056 LLI 373 LHI 013 EXEC RØUTINE 003042/ 370 LMA STØRE ADDRESS (MS) 003043/ 061 FROM 5 BYTE TABLE DCL 003044/ 371 003045/ 044 STORE ADDRESS (LS) LMB FROM 5 BYTE TABLE NDI 200 003047/ 112 CFZ 003137 GØ FETCH INITIAL AND FINAL ADDRESS 003052/ 112 CFZ 000013 IF MS=1XXXXXX, START WITH CR/LF JMP IN 371 003055/ 066 LLI 371 003057/ 076 YES IT IS AN INDIRECT JMP LMI 104 003061/ 106 CAL 013371 50 GØ JMP 003014 AND CONTINUE WHEN DONE 003064/ 144 003067/ 035 GET CHAR RST 030 CHAR TEST TEST FOR LT 'A' 003070/ 006 LAI 100 003072/ 271 CPB 003073/ 301 LAB 003074/ 003 PASS IF GT ØR EQ 'A' TEST IF GT 'Z' RFC 003075/ 074 CPI 133 GØ, CARRY TELLS ALL 003077/ 047 RET SYM INPUT 003100/ 046 LEI 002 003102/ 066 CHAR IN 013350 LLI 350 003104/ 056 LHI 013 003106/ 370 STØRE LMA CAL 003067 TEST NEXT CHAR JFC 003131 NØT 'A'-'Z' 11 ERRØR! 003107/ 146 003112/ 100 SET UP NEXT ONE 003115/ 060 INL 003116/ 041 DCE COUNT 003117/ 110 JFZ 003106 NØT DØNE, LØØP 003122/ 370 DONE- STORE LAST CHAR LMA NOW SET UP REG, 3 GOES IN 'E' 003123/ 340 LEA 003124/ 061 DCL 003125/ 337 2 IN 'D' LDM 003126/ 061 003127/ 327 DCL AND | IN "C" LCM ALL DONE 003130/ 007 RET 003131/ 016 LBI 277 ERRØRS CØME HERE PRINT '?' 003133/ 025 **RST 020** 003134/ 144 JMP 003014 GØ GET ANØTHER INPUT 003137/ 106 CAL 001200 CR/LF AND '*' INITIAL AND FINAL ADR 003142/ 061 GØT FIRST ADR DCL 003143/ 016 LBI 240 PRINT BLANK 003145/ 104 003150/ 016 JMP 001207 GET FINAL ADR, GØ BACK HØME LBI 022 SEARCH TABLE 003152/ 066 **5 BYTE TABLE** LLI 021 003154/ 056 LHI 004 003156/ 307 003157/ 060 NØW GET IST CHAR LAM READY FOR NEXT CHAR INL 003160/ 272 CPC COMPARE TABLE AND I/P JFZ 003204 JMP IF NØT EQUAL LAM GET 2ND 003161/ 110 003164/ 307 003165/ 060 READY FOR 3RD INL 003166/ 273 CPD COMPARE 003167/ 110 003172/ 307 JFZ 003205 JMP IF NØT THE SAME NOW FOR THE 3RD LAM 003173/ 060 INL AND PREPARE FOR DATA CPE COMPARE AS BEFORE JFZ 003206 AND JUMP IF NOT NICE LBM GET 'GO TO' ADDRESS 003174/ 274 003175/ 110 003200/ 317



OFTWARE LISTING

ภ

D-9

003201/	060	INL		
003202/	307	LAM		2 BYTES OF IT
003203/	007	RET		AND RETURN
003204/	060	INL		LØØK AT NEXT SYMBØL
003205/ 0	060	INL		IN THE TABLE
003206/ (060	INL		
003207/ 0	060	INL		
003210/	011	DCB		COUNT OUR TRYS
003211/	053	RTZ		END ØF TABLE
003212/	104	JMP	003156	MØRE TØ CHECK
003215/	056	LHI	004	3BYTE TABLE SEARCH
003217/	021	DCC		C' IS COUNTER
003220/	053	RTZ		RETURN WHEN DØNE TABLE
003221/	307	LAM		NOW LOOK AT THE FIRST ENTRY
003222/	060	INL		COMPARE WITH DATA
003223/	273	CPD		JMP IF NØT LIKED
003224/	110	JFZ	003237	2ND ENTRY AS ABOVE
003227/	307	LAM		
003230/	274	CPE		
003231/	110	JFZ	003237	AND JUMP, MAYBE
003234/	060	INL		FETCH DATA FROM TABLE
003235/	307	LAM		
003236/	007	RET		RETURN TØ LDS RØUTINE
003237/	060	INL		NEXT ENTRY
003240/	060	INL		EØØP AND TRY AGAIN
003241/	104	JMP	003217	LØØP AND TRY AGAIN
003244/	345	LEH		BRKPT EXECUTE
003245/	336	LDL		SAVE L,H LUSING D,E
003246/	066	LLI	364	SAVE REGISTERS A-E
003250/	056	LHI	013	IN RAM (LOC 013364 10 013360)
003252/	374	LME		
003253/	061	DCL		
003254/	373	LMD		
003255/	061	DCL		
003256/	372	LNC		
003257/	001	DUL		
003260/	3/1	LMB		
003261/	061	DCL		
003262/	370	LMA		
003263/	006	LAI	030	NØW DISPLAY CARRY FLAG
003265/	022	RAL		RØTATE IN CARRY AND CØNVERT TØ
003266/	340	LEA		ASCII
003267/	016	LBI	240	Ø/P BLANK
0032717	025	RST	020	
003272/	314	LBE		0/P CARRY FLAG
003273/	025	RST	020	
003274/	046	LEI	005	SET UP COUNT TO PRINT REGISTERS
003276/	066	LLI	360	START OF SAVED REGISTERS
003300/	106	CAL	000253	PRINT BYTE AS OCTAL
003303/	060	INL		NEXT REGISTER
003304/	041	DCE		COUNT
003305/	110	JFZ	003300	LOOP TILL DONE
003310/	061	DCL		GO BACK ONE REG
003311/	106	CAL	001027	AND GEI DAIA AI H,L LUCATIUN
003314/	106	CAL	000253	ANU PRINI II
003317/	005	RST	000	NOW WERE DUNE, GO HOME
003320/	066	LLI	373	XUI ROUTINE
003322/	106	CAL	003143	LUAD ADDRESS
003325/	104	JWb	003052	EXEC WILL SEND US THERE
				ROM NUMBER 3 CONTINUED WITH DPS ROUTINES
				ROM 4 CONTAINS THE SYMBOL TABLES.
				AS FOLLOWS:

1. 5 BYTE TABLE

THE 5 BYTE TABLE OCCUPIES POSITIONS 004021 TO 004157 INCLUSIVE AND CONTAINS ALL MONITOR COMMANDS PLUS THE MACHINE COMMANDS HLT, INP,OUT,RST, AND THE SPECIAL SYMBOL 777, INDICATIING A NO FIND CONDITION ON OUTPUT. THE INPUT ROUTINE DOES NOT USE THIS SYMBOL. THE FORMAT IS THUS:

ASCII X Q T (DATA FIELD) ØCTAL 130 121 124 320 003



ADDRESS 021 022 023 024 025

WHEN A FIND IS MADE DURING A SEARCH, THE DATA FIELD IS MOVED TO REGISTERS A AND B, AND AN INDIRECT JUMP MADE TO THAT ADDRESS, IF THE MS HALF OF THE ADDRESS IF A 2XX, THE EXEC WILL LOOK FOR TWO ADDRESSES BEFORE GOING TO THE ROUTINE. DURING A SYMBOLIC DUMP. THE LAST 5 SYMBOLS ARE USED FOR THE

NARE LIST

DURING A SYMBOLIC DUMP, THE LAST 5 SYMBOLS ARE USED FOR THE APPROPRIATE MACHINE COMMANDS, AND ARE STORED AS OUTPUT.

ADR SYMB LS MS (ADDRESS OF ROUTINE) 004021/ XQT 320 003 EDT 236 001 004026/ LDØ 120 201 LBF 201 202 004033/ 004040/ 004045/ DPØ 000 201 DBF 115 202 004052/ 004057/ DPS 000 205 CPY 146 201 TRN 257 202 004064/ 004071/ 004076/ SBP 347 002 004103/ 004110/ CBP 353 001 PRG 000 202 LØC 110 002 DLP 055 001 004115/ 004122/ HLT 046 006 RST 270 006 004127/ 004134/ 004141/ INP 270 006 004146/ ØUT 270 006 004153/ 222

2. 3 BYTE TABLE

THIS TABLE CONTAINS TWO BYTES OF ASCII CODE AND ONE DATA BYTE, Which is a masked portion of the instruction. The format is:

ASCII	N	D	(DATA)
BCTAL	116	104	244
LOCATION	252	253	254

THE TABLE OCCUPIES LOCATIONS 004156 TO 004273, AND IS USED IN TWO WAYS. THE LDS ROUTINE COMPARES THE TWO ASCII CHARACTERS TO THE INPUT CHARACTERS, AND RETURNS THE DATA IN THE A REGISTER IF A FIND IS MADE. FOR THE DPS ROUTINE, THE PARTIAL WORD (DATA) IS TESTED, AND THE

AND	L	REGISTERS	ARE	USED	TØ	RETRIEVE	THE	ASCII	AS	NEEDED.
-----	---	-----------	-----	------	----	----------	-----	-------	----	---------

3 BYTE TABLE:

н

LOCATION	N ASCII	DATA	
004156	LC	002	
004161	RC	012	
004164	AL	022	
004167	AR	032	
004172	JMP	104	(JMP)
004176	CAL	106	(CAL)
00 42 02	RET	007	(RFT)
004206	TC	040	
004211	FC	000	
004214	T7	050	
004217	FZ	010	
004222	TS	060	
004225	FS	020	
004230	TP	070	
004233	FP	030	
004236	AD	204	
004241	AC	214	
004244	SH	224	
004247	SB	234	
004252	ND	244	
004255	XR	254	
004260	AR	264	
004263	C P	274	
004266	TM	000	
004271	DC	000	
		UU I	



3. 4 BYTE TABLE

THE 4 BYTE TABLE ØCCUPIES PØSITIØNS 004274 TØ 004377, AND IS USED BY THE DPS RØUTINE. THE FØRMAT IS:

		•		
	MASK	DATA	ADDRESS	DATA FIELD
	361	101	161	144
LØC	310	311	312	313

THE MASK CHARACTER IS USED TØ MASK (AND) DØN'T CARE BITS IN THE INPUT BYTE, THE REMAINING BITS ARE CØMPARED TØ THE DATA IN THE NEXT FIELD TØ DECØDE AN INSTRUCTIØN. IF A FIND IS MADE THE ADDRESS IS USED FØR AN INDIRECT JUMP (TØ 005AAA). THE LAST ENTRY IS AN UNCØNDITIØNAL FIND WHICH ØUTPUTS THE ERRØR SYMBØL ???. THE DATA FIELD CØLUMN IS USED FØR VARIØUS PURPØSES BY THE CALLED RØUTINES.

4 BYTE TABLE

LOCATION	MASK	DATA	ADDRESS	DATA FIEL	LD
004274	377	377	155	132	
004300	376	000	155	132	
004304	376	070	155	156	
004310	361	101	161	144	
004314	347	002	251	037	
004320	307	006	262	352	
004324	307	005	161	137	
004330	307	004	125	111	
004334	307	001	142	273	
004340	307	000	142	270	
004344	303	003	215	202	
004350	303	102	215	176	
004354	301	101	161	151	
004360	303	100	215	172	
004364	300	300	272	000	
004370	300	200	120	000	
004374	000	000	155	156	

SYMBOLIC ROUTINES

NØTE: THESE RØUTINES COVER PART ØF RØM 3,4 AND ALL ØF RØMS 5,6

003330/	106	CAL	005352	GET 3 BYTES DPS ØUTPUT
003333/	106	CAL	005104	LØAD THEM INTØ REGISTERS
003336/	106 .	CAL	005313	ØUTPUT THEM
003341/	347	LEM		LØAD E WITH DATA
003342/	106	CAL	006320	DECODE LENGTH
003345/	012	RRC		1 BYTE INSTR?
003346/	100	JFC	005363	YES-GØ TØ LINE CHECK
003351/	340	LEA		SAVE LENGTH BITS
003352/	106	CAL	000362	INCR ADR
003355/	106	CAL	001023	GET DATA
003360/	041	DCE		3 BYTES MAYBE?
003361/	160	JTS	003372	SIGN FLAG =1 IF SØ
003364/	106	CAL	000253	Ø/P IMMEDIATE DATA
003367/	104	JMP	005363	AND GØ TØ LINE CHECK
003372/	327	LCM		YES ITS 3 BYTE! GET LS ADR
003373/	106	CAL	000362	INC CLP
003376/	312	LBC		MØVE ADR TØ B
003377/	300	LAA		NØP (UNUSED BYTE)
004000/	106	CAL	001023	GET DATA (MS ADR BYTE)
004003/	327	LCM		SAVE IN C
004004/	106	CAL	005104	LØAD 3 BYTES
004007/	060	INL		SET UP DATA PØINTERS
004010/	060	INL		
004011/	106	CAL	001061	OUTPUT THIS ADRESS
004014/	104	JMP	005363	AND GØ ØN TØ LINE CHECK
005000/	016	LBI	012	SYMBØLIC DUMP (DPS)
005002/	025	RSI	020	PRINT 3 LF'S
005003/	025	RST	020	
005004/	025	RST	020	
005005/	046	LEI	076	SET UP LINES/PAGE
0050077	000	LLI	373	AND STOKE NUMBER AT UI3355



G

RE LI

005011/ 056 LHI 013 005013/ 374 LME 005014/ 106 005017/ 106 CAL 001073 GET CLP AND PRINT IT CAL 001047 GET DATA AND PRINT IT SAVE DATA IN 'E' AND IN 'D' 005022/ 347 LEM 005023/ 337 LDM 005024/ 106 005027/ 061 CAL 005063 ASSUME BITS 3-5 ARE A DESTINATION REG. DCL STØRE IT IN 013351,013352 005030/ 370 LMA 005031/ 066 LLI 274 SET UP START OF 4 BYTE TABLE 005033/ 056 005035/ 303 LHI 004 LAD GET MASK FROM TABLE 005036/ 247 AND MASK DØNT CARE BITS NDM 005037/ 060 INL NØW CHECK THE REST CPM WITH THE TABLE JFZ 005055 JUMP IF NØ FIND 005040/ 277 CPM 005041/ 110 005044/ 006 LOAD MS BYTE OF ADR LAI 005 005046/ 060 INL. LØAD LS BYTE ØF ADR 005047/ 317 LBM 005050/ 060 005051/ 327 INL LØAD C WITH DATA FROM TABLE LCM JMP 001336 AND DØ AN INDIRECT JUMP TØ RØUTINE INL (NØ FIND) INCR L TØ 005052/ 104 005055/ 060 005056/ 060 INL INL NEXT TABLE ENTRY 005057/ 060 INL JMP 005035 GØ LØØP 005060/ 104 005063/ 303 GET DATA REGISTER DECODE LAD 005064/ 012 RRC 005065/ 012 LOOK AT BITS 3-5 RRC 005066/ 012 RRC 005067/ 044 NDI 007 MASK THE REST 005071/ 004 AND ADD START OF TABLE ADI 370 TABLE ADR TØ 'L'DR 005073/ 360 LLA 005074/ 056 005076/ 307 LHI 006 MS ADR ØF TABLE GET REGISTER LAM 005077/ 066 LLI 352 JMP 005114 DØNE 005101/ 104 3 BYTE LØAD 005104/ 066 SET DP LLI 352 005106/ 056 005110/ 372 LHI 013 SAVE C LMC 005111/ 061 DCL 005112/ 371 SAVE B LMB 005113/ 061 L=350 NOW DCL 005114/ 056 LHI 013 ENTRY FOR I BYTE LOAD 005116/ 370 LMA AND SAVE A 005117/ 007 GØ AWAY SØMWHERE RET ACC GROUP ROUTINE 005120/ 303 LAD 005121/ 106 CAL 005067 DECODE SOURCE REG 005124/ 320 LCA AND PUT IN C ENTRY FØR IMMEDIATE 005125/ 303 LAD MASK ØUT SØURCE PART (SPECIALLY FØR '1' INSTR) 005126/ 044 NDI 070 005130/ 004 ADI 204 START OF ACC IN 3 BYTE TABLE LLI 240 005132/ 066 CAL 005336 GØ FIND DATA IN TABLE JMP 003333 GØ PRINT IT 005134/ 106 005137/ 104 005142/ 106 CAL 005063 INX, DCX RØUTINE SET UP ADR FØR 3 BYTE TABLE SAVE 'A' FØR NØW 005145/ 362 LLC 005146/ 320 005147/ 303 LCA GET BINARY DATA LAD 005150/ 044 NDI 001 MASK ALL BUT LS BIT 005152/ 104 005155/ 362 JMP 005134 SEACH TABLE, GØ HØME LLC GET ADR FØR 5 BYTE TABLE LLC 005156/ 104 JMP 003330 GØ TØ ØUTPUT 005161/ 362 LLC TABLE ADR INP/ØUT/RST 005162/ 343 LED CAL 005305 0/P SYMB01 005163/ 106 FETCH DATA 005166/ 307 LAM 005167/ 044 NDI 300 CHECK BITS 6-7 LAM AND RESIGRE DATA JTZ 005210 JMP IF 00XXXXXX (RSI) 005171/ 307 005172/ 150 NDI 076 005175/ 044 MASK TØ OOXXXXXO 005177/ 012 RRC SET UP 1/0 PORT NO. 005200/ 066 005202/ 056 PUT THE NUMBER AWAY FOR NOW LLI 352 LHI 013



D-13

005204/ 370 LMA 005205/ 104 JMP 003364 GØ TØ ØUTPUT MASK DATA TØ OOXXXOOO (RST NØ.) 005210/ 044 NDI 070 JMP 005200 GØ ØUTPUT IT 005212/ 104 JMP/CAL/RET GRØUP 005215/ 362 LLC 005216/ 056 LHI 004 SET UP FØR TABLE FETCH J,C, ØR R FRØM TABLE 005220/ 347 LEM 005221/ 303 005222/ 044 RESTORE BINARY LAD MASK AND CHECK IF UNCONDITIONAL NDI 307 005224/ 060 TRANSFER INL 005225/ 060 INL 005226/ 060 INL 005227/ 277 CPM JTZ 003330 YES-GØ TØ ØUTPUT 005230/ 150 LLI 210 NØ-LØØK UP CØNDITIØN 005233/ 066 005235/ 303 IN 3 BYTE TABLE LAD 005236/ 044 NDI 070 MASK ALL BUT CONDITION CAL 005336 GØ SEARCH 005240/ 106 005243/ 321 005244/ 310 LCB CHAR 3 LBA CHAR 2 005245/ 304 LAE CHAR 1 JMP 003333 GØ ØUTPUT 005246/ 104 005251/ 303 005252/ 242 GET DATA RØTATE GRØUP LAD MASK AS PER TABLE NDC 005253/ 066 LLI 160 **RØT IN 3 BYTE TABLE** LEI 122 LØAD E WIIN ... JMP 005240 ITS A TRANSFER VIC SET UP ADR 1 005255/ 046 LØAD E WITH 'R' AND PRETEND 005257/ 104 005262/ 362 LØAD IMMEDIATE 005263/ 056 LHI 013 LØAD 3RD CHAR AS 'I' (SØURCE REG.) LMI 111 LØAD 3RD CHAR AS 'I' (SØUR JMP 005276 AND TREAT AS ØRDINARY LØAD 005265/ 076 005267/ 104 LØAD (REG TØ REG) 005272/ 303 GET DATA LAD CAL 005067 GET SØURCE REG 005273/ 106 005276/ 061 DCL 005277/ 061 DCL LØAD 'L' AS IST CHAR 005300/ 076 LMI 114 JMP 003336 GØ TØ ØUTPUT 005302/ 104 005305/ 106 005310/ 106 CAL 005352 3 BYTE TRANSFER CAL 005104 3 BYTE LØAD 005313/ 016 PRINT 3 BYTES (RØUTINE) LBI 240 0/P TWØ BLANKS 005315/ 025 RST 020 005316/ 025 **RST 020** 005317/ 066 LLI 350 ADR ØF FIRST CHAR 005321/ 056 LHI 013 005323/ 317 005324/ 025 FETCH IT LBM **RST 020** PRINT 005325/ 060 NEXT CHAR INL 005326/ 317 LBM 005327/ 025 PRINT Ønce møre nøw **RSI 020** 005330/ 060 INL 005331/ 317 LBM 005332/ 025 **RST 020** JMP 001023 GØ GET MØRE DATA 005333/ 104 005336/ 056 **3 BYTE TABLE SEARCH** LHI 004 COMPARE 005340/ 277 CPM 005341/ 150 005344/ 060 JTZ 005356 EXIT IF FOUND NEXT ENTRY INL 005345/ 060 INL 005346/ 060 INL 005347/ 104 005352/ 056 JMP 005340 L00P **3 BYTE TRANFER** LHI 004 005354/ 061 DCL GET 3RD CHAR FROM TABLE 005355/ 327 LCM 005356/ 061 DCL 005357/ 317 2ND CHAR LBM 005360/ 061 DCL 005361/ 307 005362/ 007 IST CHAR LAM RET GØL 005363/ 106 CAL 000362 INCR CLP LINE CHECK 005366/ 066 LLI 353 005370/ 347 FETCH LINE COUNT LEM 005371/ 041 DCE UPDATE IT JTZ 005000 END ØF PAGE Ø/P 3 LF'S 005372/ 150 005375/ 104 JMP 005013 ØK GØ ØN TØ NEXT LINE



006000/ 302 LAC GET IST CHAR SYMBOLIC LOAD (LDS) IS IT AN 'L CPI 114 006001/ 074 JFZ 006122 NØ-TEST FØR 'R' 006003/ 110 006006/ 016 PARTIAL WORD LOAD INSTRUCTION LBI 306 006010/ 303 LAD LOOK AT 2ND CHAR 006011/ 146 CAL 006345 ENCODE AS DETINATION REG 006014/ 002 RLC 006015/ 002 RLC 006016/ 002 RLC 006017/ 201 ADB STASH WITH PARTIAL WORD 006020/ 310 IN 'B' LBA 006021/ 006 LAI 111 IS 3RD CHAR AN '1' ? 006023/ 274 CPE 006024/ 150 006027/ 304 JTZ 006043 YES- GØ TØ IMMEDIATE RØUTINE NØ-ENCØDE SØURCE REGISTER AS ABØVE LAE CAL 006345 006030/ 146 006033/ 320 LCA 006034/ 301 GET DUMMY WORD LAB 006035/ 044 NDI 370 DISCARD BITS 0-3 (A=3X6) 006037/ 202 ADC AND PUT IN THE REAL ONE 006040/ 144 006043/ 006 JMP 006046 NØW GØ CLEAN UP LAI 077 IMMEDIATE LØAD 006045/ 241 NDB MASK TØ OOXXXXXX A HAS INSTR FINISH RØUTINE 006046/ 340 LEA 006047/ 146 006052/ 374 006053/ 300 CAL 001023 GET CLP LME PUT INSTR THERE NØP (NØT USED) LAA 006054/ 146 006057/ 146 CAL 006320 DECODE LENGTH CAL 000311 INCR CLP 006062/ 012 RRC CHECK LENGTH BITS 006063/ 100 JFC 003014 LEAVE US WHEN NØ MØRE BITS IN CARRY 006066/ 340 006067/ 016 NØT DØNE-SAVE THE BITS LEA LBI 240 PRINT A BLANK 006071/ 025 **RST 020** 006072/ 041 DCE IS IT A 3BYTE INSTR? 006073/ 160 006076/ 106 006101/ 250 JTS 006105 SIGN FLAG TELLS ALL (SF=1 FØR 3 BYTE INSTR) CAL COILLI GET DATA AND INPUT XRA CLEAR A JMP 006057 AND L00P 006102/ 104 006105/ 106 006110/ 106 CAL 000311 INCR CLP **3BYTE (MUST WANT AN ADR)** CAL 001023 GET MØRE DATA 006113/ 106 CAL 001212 AND STØRE TWØ BYTES (CLP,CLP-1) 006116/ 104 JMP 006101 GØ BACK TØ LØØP 006121/ 377 HLT UNUSED HALT(I) 006122/ 074 CPI 122 TEST FØR IST CHAR = 'R' 006124/ 110 JFZ 006146 NØ- KEEP LØØKING 006127/ 026 IS IT A RØTATE? LCI 005 006131/ 066 006133/ 106 LLI 156 CAL 003215 SEARCH 3 BYTE TABLE 006136/ 066 LLI 202 JTZ 006234 IF NØ FIND, TEST FØR RETURN 006140/ 150 006143/ 144 JMP 006046 GØ FINISH UP 006146/ 314 ACC GRØUP LBE 006147/ 343 LED PUT CHARACTERS AWAY 006150/ 332 LDC 006151/ 026 LCI 013 SET UP TABLE SEARCH 006153/ 066 (ACC GRØUP, IN(R), DC(R)) LLI 236 CAL 003215 SEARCH TABLE 006155/ 106 006160/ 150 JTZ 006214 NØ FIND, KEEP LØØKING 006163/ 320 LCA GET IST CHAR 006164/ 044 NDI 200 CHECK FOR IMMEDIATE INSTR 006166/ 302 LAC RESTØRE CHAR 006167/ 341 LEB 006170/ 110 JFZ 006020 GØ AWAY IF IMMEDIATE INSTR 006173/ 301 LAB TEST THE 3RD CHAR 006174/ 106 CAL 006345 ENCODE AS A REGISTER 006177/ 002 RLC 006200/ 002 RLC 006201/ 002 RLC 006202/ 202 006203/ 104 ADD TØ PARTIAL WØRD ADC JMP 006046 FINISH UP 006206/ 106 CAL 001023 6 BYTES NØT USED (1) 006211/ 104 JMP 003143 (111) 006214/ 323 LCD TRANSFER GRØUP (JMP.CAL.RET)

NARF LISTIN

006215/ 3	534	LDE		MUSICAL REGISTERS
006216/ 3	541	LEB		
006217/ 0)66	LLI	172	START ØF TABLE (JMP)
0062217 3	502	LAC		
006222/ 2	277	CPM		TRY IST CHAR
006223/ 1	.50	JTZ	006234	JUMP IF FIND
006226/ 0	066	LLI	176	TRY 'CAL'
006230/ 2	277	CPM		
006231/ 1	110	JFZ	003131	NO (I) MUST BE AN ERRØR
006234/ 0	060	INL		IS IT UNCØNDITIØNAL?
006235/ 0	026	LCI	002	
006237/	146	CAL	003215	THEN GØ TØ FINISH
006242/	110	JFZ	006046	GET PART WØRD
006245/ 0	061	DCL		AS MUCH AS WE CAN
006246/ 3	307	LAM		BLANK ØUT SØME
006247/ 0	044	NDI	303	
006251/ 3	310	LBA		AND LØØK UP THE CØNDITIØN
006252/	066	LLI	206	
006254/	026	I C I	011	
0062567	146	CAL	003215	
006251/	150	177	003131	NA-FIND EDDAD(1)
006264/	201		005151	ADD IN CANDITIAN DITC
006264/ /	201	IMD	000046	ADD IN CONDITION DITS
0002057	144	JPP	000040	FINIDE II
006270/ 3	343	LED		
006271/ (016	LBI	240	ENTER AS MONITOR ROUTINE
0062737 0	025	K21	020	THRUT THE GOTAL ARCHMENT
006274/	146	CAL	000205	INPUT THE BUTAL ARGUMENT
006277/	300	LAA		
006300/	304	LAE		GET 2ND CHAR
006301/	074	CPI	123	IS IT AN 'S'
006303/	307	LAM		GET THE ØCTAL ARGUMENT
006304/	046	LEI	005	ASSUME IT'S RST
006306/	150	JTZ	006314	AND SKIP AHEAD IF IT IS
006311/	002	RLC		MUST BE INP/OUT-ROTATE ARGUMENT
006312/	046	LEI	101	AND PUT THE REST INTO E
006314/	204	ADE		ADD THE TWØ PARTS TØGETHER
006315/	144	JMP	006046	AND FINISH
006320/	250	XRA		INSTRUCTION LENGTH TEST
006321/	310	LBA		CLEAR REGISTERS
006322/	304	LAE		GET DATA
006323/	044	NDI	305	
006325/	074	CPI	004	IS IT IMMEDIATE?
006327/	150	JTZ	006342	YES-BEGØNE
006332/	044	NDI	301	
006334/	074	CPI	100	IS IT A TRANSFER?
006336/	301	I AR		CLEAR A
006337/	013	RF7		PASS IF 3 BYTE (IMP.CAL GROUP)
006340/	010	INB		NAW SET HP B
0063407	010			NOW SET OF D
006342/	010			CAME HERE IE O RYTE
0063427	201			CANAWA IS ON AP 003
0063437	301			CA HANT AND TELL ADAUT IT
006344/		REI	170	DE REME AND IELL ADBUI II
000345/	000		510	REGIDIER DECODE
0063477	020	LHI	006	LOOK AI IABLE
006351/	217	CPM		
006352/	110	JFZ	006361	NØ FIND -LØØP
006355/	306	LAL		A FIND! GET THE ADDRESS
006356/	044	NDI	007	MASK 00000XXX
006360/	007	REI	•	AND RETURN WITH A NUMBER
006361/	060	INL		NEXT VALUE
006362/	110	JFZ	006351	NØT ZERØ GØ LØØP
006365/	104	JMF	° 00313.	I NØT IN TABLE- ITS AN ERRØR FØLKS

GNC 8

REGISTER LØØK UP TABLE

LØCATIØN	REGISTER	BINARY	ASCII
006370	Α	0	101
006371	В	1	102
006372	С	2	1 03
006373	D	3	104
006374	E	4	105
006375	н	5	110
006376	L	6	114
006377	MEMØRY(M)	7	115





Fully assembled GNC8 microcomputer containing 4K bytes of pROM and 4K bytes of RAM.

Great Northern Computers Limited is a relatively new company founded in 1974 by a group of senior engineers with broad experience and expertise in the computer and integrated circuit industries.

With its design and manufacturing headquarters in Ottawa, the centre of Canada's extensive research and development activities, G.N.C. is ideally located to ensure up to the minute exposure to the latest and most innovative industry trends.

The GNC8 system described in this manual is a general purpose 8 bit microcomputer with up to 16K memory capacity. An extremely flexible system, it is suitable for a wide variety of uses. G.N.C.'s design and production facilities have been organized and equipped to produce high volume, low cost variations of this and other systems for specific applications such as:

- Invoicing Machines
- Process and Machine Tool Controllers
- Word Processors
- Specialized Calculators.

G.N.C. has already entered into significant contracts with several major international companies in the machine tool and business accounting fields.

Great Northern Computers maintains sales outlets in Canada, U.S.A. and Europe. Comprehensive system and applications software and after sales service is provided for all G.N.C. products.

When considering any of your control requirements, Why not give us a call – we'd like to help.

Great Northern Computers Limited

41 Cleopatra Drive Ottawa, Canada K2G 0B6 Telephone: (613) 225 - 9640

