


PB1 2708/2716 PROGRAMMER & 4K/8K EPROM BOARD



--ATURES:

.STEM COMPATIBILITY

. S-100 bus computer systems.

EPROM PROGRAMMER

- . 2 separate programming sockets for 2708 or 2716 (5V) EPROMs.
- . Meets all manufacturers data sheet requirements for programming.
- . Programming voltage generated on board--no need for an external power supply.
- . Programming sockets are DIP switch addressable to any 4K boundary.
- Software control of 2708/2716 programming selection--no hardware reconfiguration required.
- Provisions for 2 optional ZIP sockets from Textool for easier insertion and removal of EPROMs being programmed.
- . Special safety features to prevent accidental programming include LED indicator for programming mode and an on-off switch for programming voltage.

ON-BOARD EPROMS

- 4 separate sockets for 4K of 2708 or 8K of 2716 EPROMs.
- Addressable by DIP switch to any 4K or 8K boundary above 8000 Hex.
- . Unused EPROM sockets do not enable data bus drive so the board is never committed to the full 4K or 8K of memory.
- . Jumper selectable wait states (0 to 4) for fast or slow EPROMs.

SOFTWARE

. Complete subroutines for checking EPROM erasure, programming and verification.

ER FEATURES

- Address and data lines fully buffered.
- Solder masked PC board with gold plated edge connector contacts.
- Low profile sockets provided for all ICs.
- Power requirements: +8V @ 500ma, +16V @ 25ma (less EPROM), -16V @ 5ma (less EPROM).

We used to be Solid State Music. We still make the blue boards.

TABLE OF CONTENTS:

- 1.0 ASSEMBLY INSTRUCTIONS
- 2.0 FUNCTIONAL CHECK
- 3.0 SET-UP
- 4.0 PROGRAMMING
- 5.0 TROUBLE SHOOTING HINTS
- 6.0 THEORY OF OPERATION
- 7.0 WARRANTY

ASSEMBLY DRAWING

PARTS LIST

SCHEMATIC

PB1 EPROM PROGRAMMER BOARD

1.0	ASSEMBLY INSTRUCTIO	NS (re	efer to figure 1)
	Check kit contents	agains	st parts list.
9	straighten the boar	d, bei	ble warpage and straighten if required. To nd with the hands (not a vise) against the warp. he board after bending to check if the warp was bending again.
	(U7-10,15,18,21,24, pin 1" index toward side on which "PB1" two horizontal 24	29,32 the is p pin packets	(U1-6,16,19,20,27,28) and 11-14 Pin sockets) into the component side of the board with the top of the board. (The component side is the rinted.) DO NOT insert 2-24 pin sockets into the atterns at the upper left-hand corner of the board into the middle of the board with "pin 1" toward
	Place a flat piece board to hold them	of st	iff cardboard of appropriate size on top of the ace.
	Holding the cardboa and lay it on a fla through the holes.)	it sur	place against the sockets, turn the board over face. (Be sure that all of the socket pins are
	On each socket, sol diagonally opposite		wo of the corner pins, choosing two that are ach other.
ć	Once the sockets ar are flat against th the top while rehea	e boai	ured, lift the board and check to see if they rd. If not, seat the sockets by pressing on each soldered pin.
1	Complete soldering tip against the pin pin and pad.	the re and p	emaining pins of each socket. Keep the iron bad just long enough to produce a filet between
	Insert and solder 2	-2.2	ohm resistors (R37A & R37B).
同	Insert and solder:		
·		2- 1- 4- 2- 1- 3- 1- 3-	470 ohm (R16 & R20) 1.2K ohm (R38) 3.3K ohm(R3,R5,R17,R34) 4.7K ohm (R7,R25) 6.8K ohm (R24) 10K ohm (R2,R6,R35) 20K ohm (R18) 51K ohm (R19,R21,R22)
<u>'</u>	Insert:		
		2- 1-	2.7K ohm (R41 & R42) (near SW3) 47K ohm (R1) (near U22)


These parts must be mounted vertically on the board with the top lead bent back down along the part. Solder.

Insert and solder:

Insert and solder 2-2.7K ohm SIPs (R9-15,R26-32).

Insert and solder 1-50K trim-potentiometer (R36).

Set knob to mid scale or full clockwise rotation. You can save a step if you make the resistance setting of (R36). As stated in the second sentence of 2.4 at this time.



Insert and solder:

- 1- 15pf (C2)
- 3- 220pf (C7,C27,C37)
- 1- 330pf (C26)
- 1- 0.001uf (c8)
- 18- 0.1uf (C4,C5,C9-C15,C19)

(C21-C25,C33,C35,C36)

Observing polarity, insert and solder 3.3uf timing capacitor (C6).


Insert:

- 2- 0.27/0.74uf (C18,C28)
- 2- luf (C3,C20)
- 4- 4.7uf (C30,C31,C32,C34)
- 2- 22uf (C16,C29)
- 1- 47uf Dip (017)
- 1- 1000uf (C1)

Observing polarity, (marked with plus sign) and solder.

1.0 ASSEMBLY INSTRUCTIONS (continued)

Insert and solder 1 diode and 1 LED (light-emitting diode). The Diode (D1) should have its banded end to the right. The LED (D2) should be mounted with the positive lead to the right.



Insert and solder 1-220uH coil (L1).	
Insert and solder 8 transistors (Q1 thru Q8) (observe emitter orientation	1)
Insert and solder 2-8 position dip switches (SW2 & SW3) and 1 SPST PC board switch (SW1).	
If you are using Textool sockets for programming, insert and solder 2-24 pin sockets with the levers pointing toward the right side of the PC board. If you are not going to use Textool sockets, then insert and solder two standard 24 pin sockets into the upper left-hand side of the board.	
Carefully bend the leads of the 3 voltage regulators to the proper PC board mounting configuration. (U30, U31 U33)	
Mount each regulator along with a heatsink to the PC board using a $6\text{-}32~\text{X}~3/8\text{''}$ screw, $\#6~\text{lock-washer}$ and nut. Note that the nut is on the component side of the board.	
Solder all leads of the 3 voltage regulators.	
NOTE: U30, U31 & U33 are different voltage ratings, don't mix-up these regulators when installing.	
Do not install any IC's at this time.	

2.0 FUNCTIONAL CHECK


WARNING! DO NOT INSTALL OR REMOVE BOARD WITH POWER ON. DAMAGE TO THIS AND OTHER BOARDS COULD OCCUR.

2.1 If an ohmmeter is available, measure the resistance between the following pins:

Negative Probe		Positive Probe	Resistance		
Bus pin 50	to	Bus pin 1	greater than 20		
Bus pin 50	to	Bus pin 2	greater than 20		
Bus pin 52	to	Bus pin 50	greater than 30		

If your reading is below these values, check for electrical shorts on your card.

2.2 Apply power (+8v to +10v) to board by plugging into the computer or by connection to a suitable power supply. Measure the output of the +5v regulator (U30).




doesn't meet this test, then check the board for shorts or errors.

CAUTION: WHILE IT HAS NEVER HAPPENED TO US, SHORTED REGULATORS HAVE BEEN KNOWN TO EXPLODE WITH POSSIBLE INJURY TO EYES OR HANDS. BETTER SAFE THAN SORRY --- KEEP FACE AND HANDS CLEAR OF THE REGULATOR SIDE OF THE BOARD DURING THIS TEST.

- 2.3 Apply power +14v to +19v to Bus pin 2 and -14v to -19v to Bus pin 52 with Bus pin 50 ground. Verify that the outputs U31 and U33 are about +12 volts and -5 volts respectively.
- 2.4 Remove power from the board. Set trimpot R36 to less than 5K ohm, when measured with an ohmmeter between U32, pin 1 & U32, pin 6.
 Insert U32. Apply power and adjust R36 until the output of the DC-DC converter reads +26.5v (C1, plus lead end with respect to ground).
- 2.5 Remove power and insert the remaining IC's (except EPROMs). Apply power and again measure the outputs of +5v, +12v and -5v regulators.
- 2.6 Set DIP switch SW2 to decode an unused 4K block of memory and an unused 1/0 port for the programming sockets. Temporarily jumper the board for one wait state. Refer to section 3 for jumper and switch settings.
- 2.7 Examine any memory location in the selected 4K block and verify that the LED is off.
- 2.8 Output 01 to the selected 1/0 port and verify that the LED is on. Repeat step 7 to verify the LED goes out,

2.0 FUNCTIONAL CHECK (continued)

- 2.9 Output 02 to the selected I/O port and verify that the LED is on. Repeat step 7 to verify the LED goes out.
- 2.10 Verify that SWI is in the off position. Place a 2708 with known data into the socket for U22 and examine the selected 4K memory block. The data should repeat four times in the 4K boundary.
- 2.11 If available place a 2716 with known data into the socket for U23 and examine the selected 4K block. The data should repeat twice.
- 2.12 Remove any EPROMs from the sockets for U22 and U23. With the sockets empty, follow the procedures in section 4 for programming a 2708 and then a 2716. Check the programming time for each EPROM type. If an oscilloscope is available check for the following program pulse waveforms.



- 2.13 If you have been able to verify the above steps, then you are ready to program EPROMs.
- 2.14 If you have decided to use the on-board 2708 or 2716 EPROM area, set DIP switch SW3 to decode an unused 4K (2708) or 8K (2716) memory block. Jumper the board for the type of EPROM selected. Refer to section 3 for jumper and switch settings.
- 2.15 Place an appropriate EPROM (2708 or 2716) with known data successively into the sockets UII through UI4 and examine the respective IK or 2K memory block. Select one or more wait states if required.
- 2.16 Finally, to test the on-board EPROM memory disable circuit, set DIP switch SW3 to decode a currently used memory area (RAM or ROM) in your system. Remove all EPROMs to simplify this test. Exercise this memory area and verify that no conflicts arise.

3.0 SET-UP

Address Selection of Programming Sockets 3.1 The PB-1 card reserves a 4K block of memory for the programming sockets. This block can be set to any 4K boundary using DIP switch SW2 positions

1 through 4.

OFF =	SWITCH OPEN	ON = SW	ITCH CLOSED			
Start	ing Address	A15	A14	A13	A12	
Hex	<u>Decimal</u>	SW2 - 1	SW2 - 2	SW2 - 3	SW2 - 4	
0000	o - 1	OFF	OFF	0FF	OFF	
1000	4096	OFF	0FF	OFF	ON	
2000	8192	OFF	0FF	ON	OFF	
3000	12288	OFF	OFF	ON	ON	
4000	16384	OFF	ON	OFF	OFF	
5000	20480	OFF	OM	OFF	ON	
6000	24576	OFF	ON	ON	OFF	
7000	28672	OFF	ON	ON	ON	
8000	32768	ON	OFF	OFF	OFF	
9000	36864	ON	OFF	OFF	ON	
A000	40960	ON	0FF	ON	OFF	
B000	45056	ON	0FF	ON	ОМ	
0000	49152	ON	ON	OFF	OFF	
>D000 .	53248	ON	ON	OFF	ON	
E000	57344	ON	ON	ON	OFF	
F000	61440	ON	ON	ON	ON	

3.2 Selection of Memory Block Containing Data to be Programmed The PB-1 card can receive a program or data from any section of memory into EPROM except for the 4K block addressing the programming sockets. Any part of the block of on-board read only EPROMs can also be used, allowing for very convenient copying of EPROMs. The high order byte of the starting address of the data is contained at location 100 of the program (see software in section 4.0), while the low order byte is at

Origin of System Monitor

location 10C.

The programs in section 4 end with a jump to the system monitor at location FØ21 (entry address of SSM 8Ø8Ø monitor). To adapt this to the origin of your system monitor enter the low byte of this origin at program location 11F and the high byte at location 120. If the user does not want this feature replace the last instruction with a halt.

Loc	Code	<u>Mnemonic</u>
ØHE	76	HLT

3.4 Output Port Address Selection

To enable programming, data must be written to an output on the PB-1 card. This port can be set to any one of 16 addresses using DIP switch SW2 positions 5 through 8.

Port Address

		A7	А6	A5	A4
Hex	Decimal	SW2 - 5	SW2 - 6	SW2 - 7	SW2 - 8
00	0	OFF	OFF	OFF	OFF
10	16	OFF	0FF	OFF	ON
20	32	0FF	OFF	ON	OFF
30	48	OFF	OFF	ON	ON
40	64	0FF	ON	OFF	OFF
50	80	0FF	ON	OFF	ON
60	96	OFF	ON	ON	OFF
70	112	OFF	ON	ON	ON
80	128	ON	OFF	OFF	OFF
90	144	ON	OFF	OFF	ON
> Ã0	160	ON	OFF	ON	OFF
BO	176	ON	OFF	ON	ON
CO	192	ON	ON	OFF	OFF
DO	208	ON	ON	OFF	ON
EO	224	ON	ON	ON	OFF :
FO	240	ON	ON	ON	ON

NOTE: The port address must differ from the high order byte of the address of the programming sockets.

3.5 Selection of EPROM Type

Four sockets for on-board read only memory are provided. These sockets are jumper selectable for 2708 or 2716 (5 volt) operation. To select this area install the following jumpers:

3.6 Address Selection of EPROM Area For 2708's

The PROM area is addressable to any 4K (2708) boundary above 8000 (HEX) using DIP switch SW3. (Be sure jumpers installed per 3.5).

OFF = SWITCH OPEN ON = SWITCH CLOSED

Set SW3-1 to "OFF".

			SW3- Po	sition	}	
ADDRESS	2	3	4	5	6	7
8000	0FF	ОИ	OM.	OFF	OFF	OFF
A000	OFF	ON	OFF	ON	OFF	OFF
C000	OFF	ON	OFF	OFF	ON	OFF
E000	OFF	ON	OFF	OFF	OFF	ON

3.6 Address selection of EPROM Area for 2708's (continued)

Address	2	3	4	5	- 6	7	(continued)
9000	ÖN	OFF	ON	OFF	OFF	OFF	
B000	ON	OFF	OFF	ON	OFF	OFF	
D000	ON	OFF	OFF	OFF	ON	OFF	
F000	ON	0FF	OFF	0FF	0FF	ON	

3.7 Address Selection of EPROM Area for 2716's

The PROM area is addressable to any 8K (2716) boundary above 8000 (Hex) using DIP switch SW3. (Be sure jumpers installed per 3.5).

OFF = SWITCH OPEN ON = SWITCH CLOSED

Set SW3-1 to "on"

		9	SW3- Pa	osition	1	
Address	2	3	4	5	6	7
8000	OFF	OFF	ON	OFF	OFF	OFF
—→A000	OFF	OFF	OFF	ON	0FF	OFF
Ć000	OFF	OFF	OFF	OFF	ON	OFF
E000	OFF	OFF	OFF	OFF	OFF	ON

3.8 EPROM Socket Disable

The PB-1 board is equipped with automatic disable circuitry for unused PROM sockets. The user can have only 1 or 2K of active PROM area by inserting just one or two 2708's, the unused sockets will automatically disable the card from the data bus. This means you can have a RAM area at an address within the range of the PB-1 block if there is no PROM in the socket at that address.

If you do not need the on-board 4K/8K EPROM area, but just the two programming sockets, then switch SW3 - 4, 5, 6, & 7 to OFF (open) to disable all four sockets.

3.9 Wait State Selection

The PB-1 can be set for zero to four wait states. These refer to read operations only on either the programming sockets or the read only area. To select wait states connect the following jumpers:

3.10 Ready Line Selection

The PB-1 requires the use of the READY signal to the CPU for programming and wait states (if used). To add flexibility, the user can select 5-100 bus pin 3 or 72:

3.11 NORTH STAR Z80 CPU USER

Be sure the CPU board is set-up for wait-states per page 21 of the North Star Manual. Set-up J2 option by installing jumper 1W. If the CPU isn't set-up for wait-states, Then the programming time will be a couple of seconds which will not program an EPROM.

4.0 PROGRAMMING

4.1 Step by Step Procedure

- 4.1.1 Make sure the programming sockets are empty, SWI is off (switch lever to the right side), and the LED is off. If the LED is on, perform a read command with your monitor for a location in the programming socket address block.
- 4.1.2 Make sure the data you wish to program is in memory.
- 4.1.3 Insert the EPROM in the appropriate socket U22 for 2708, U23 for 2716. Verify it is erased. (Section 4.4)
- 4.1.4 Enter the program of section 4.2 or 4.3 at location 100H. Modify the starting address of the memory to be copied to match where your data is located. (Section 3.2)
- 4.1.5 Turn SWI to the ON position.
- 4.1.6 You are now ready to program the EPROM. Execute the routine at location 100.
- 4.1.7 During programming the LED should be lit. Programming time for the 2708 should be about 160 seconds, for the 2716, 100 seconds. After programming is complete the LED will turn off and control will be returned to your monitor.
- 4.1.8 Turn off SW1.
- 4.1.9 Verify the data was programmed correctly by comparing data in memory to data in EPROM. (Section 4.5)

```
; REGISTER USAGE:
              ; REG.A.... PASS DATA FROM MEMORY TO THE PROGRAMMER
              FREG.B...REPEATED PROGRAMMING CYCLES
              JREG.C...SIZE. SIZE=256(REG.C +1)
              FREG.DE...PROM CARD ADDRESS
              FREG. HL ... DATA ADDRESS TO BE COPIED
0100
              LOC
                      EQU
                               HOME
DØØ3
              PROM
                      EQU
                              SDATA TO BE COPIED
4000
              RAM -
                      EQU
                              4000H
0010
              CPORT
                      EQU
                               10H
                                      SCONTROL PORT FOR PRI
FØ21
              MONIT
                      EQU
                              SF021H JEXIT ADDR. SET BY USER.
0100
                      ORG
                              LOC
              ISTART OF PROGRAM.
                      INITIALIZE BOARD.
9100 3E01
              PROGE:
                      MVI A.01 301=2708 ROM
0102 D310
                      OUT
                              CPORT
                                      PRESET BOARD
              SET UP PARAMETERS.
                      NUMBER OF PROGRAMMING CYCLES
0104 06FF
                      MVI
                              B. OFFH 1256 CYCLES FOR 2708
                      NUMBERS OF BYTES =256(C+1)
Ø106 ØE23
                      MVI
                              C,03
                                     103=2708
                      SET UP ADDRESSES FOR TRANSFER
0108 1120D~
              PROGI:
                      LXI
                              D. PROM
010B 210040
                      LXI
                              H, RAM
              JPROGRAM THE EPROM.
010E 7E
              PROG2:
                      MOV
                              AOM - CONTINUE FO
Ø1@F 12
                              D = 1 4 1 1 (2 4) - 1 1 1
                      STAX
0110 13
                              D ---
                      INX
9111 23
                              li ---
                      INX
0112 7A
                      VOM
                              A.D
Ø113 A1
                      AMA
                              C
0114 B3
                      ORA
                              E
0115 C20E01
                      JNZ
                              PROG2
0118 05
                      DCR
Ø119 C298Ø1
                      JMZ
                              PROGI
ØIIC IB
                      DCX
                              D
911D 1A
                      LDAX
                              D
                                      SRESET PBI
Ølie C321F8
                      JMP
                              MONIT
                                      BRACK TO MONITOR
0000
                      END
```

JA SIMPLE ROUTINE FOR PROGRAMMING 2768'S.

COPYRIGHT BY SOLID STATE MUSIC, 1978

```
COPYRIGHT BY SOLID STATE MUSIC, 1978
             REGISTER USAGE:
             IREG.A. -- PASS DATA FROM MEMORY TO THE PROGRAMMER
              FREG.B...REPEATED PROGRAMMING CYCLES
             ; REG. C.... SIZE. SIZE=256(REG.C +1) ;
             FREG.DE...PROM GARD ADDRESS
             FREG.HL...DATA ADDRESS TO BE COPIED
             LOC
                     EQU
0100
                             100H
D000
             PROM
                     EQU
                             SDSSGH : PROGRAMMING SOCKET
                      equ
                             AGGEN SDATA TO BE COPIED
4000
              RAM
                                     JCONTROL PORT FOR PBI
0010
              CPORT
                     EQU
                              19H
                    Eau
                             GFS21H ' JEXIT ADDR. SET BY USER.
FØ21
              MONIT
                     ORG
                            1.00
0100
              START OF PROGRAM.
              , e
                      INITIALIZE BOARD.
                     MVI A. 62 192=2716 ROM
Ø100 3E62
              PROGE:
                             GPORT ' : PRESET BOARD
Ø102 D310
                      OUT
              SET UP PARAMETERS.
                     NUMBER OF PROGRAMMING CYCLES
0104 0601
                            3.01 31 CYCLE FOR 2716
                    NUMBERS OF SYTES =256(C+1)
Ø106 @E07
                     MVI 0.97 307=2716
                      SET UP ADDRESSES FOR TRANSFER
9108 1100D0
             PROGRE
                     LXI
                             D. FROM
010B 210040
                     1.361
                              H. RAM
              APROGRAM THE MPROM.
010E 7E
              PROG2: MOV
                             1. 14
                              910F 12
                      STAN
0110 13
                              D
                      INX
Ø111 23
                      INX
                            · 13
Ø112 7A
                    · MOV
                             B 2 0
Ø113 Al
                     AMA
                              $<sup>74</sup>
Ø114 B3
                      ORA
9115 C20E01
                      W.Z.
                              PROGE
0118 05
                     DCA
                              53
Ø119 C20801
                              23061
                     JA 2
ØLIC IB
                     DUK
                              )
BIID IA
                     LOAR
                                     PRESET PRI
                             DYNY ISBASK TO BERTTOR
GILE C321FØ
                      14 Th
0000
                      SMD
```

JA SIMPLE ROUTINE FOR PROGRAMMING 2716'S.

```
; A SIMPLE ROUTINE FOR CHECKING IF THE EPROM
             ; IS ERASED. PRINTS P=PASS, F=FAIL.
             COPYRIGHT BY SOLID STATE MUSIC, 1978
             ; REGISTERS USED:
             REG.A...TEST AND PASS A CHARACTER
             ;REG.B...NOT USED
             FREG.C...SIZE.
             :REG.DE...PROM CARD ADDRESS
             ; REG.HL...NOT USED
0140
            LOC
                    EQU
                            140H
             PROM EQU
                            gdggh ; programming socket
DOGG
                          ØFØ21H ;EXIT TO USER
ØFØØ9H ;CONSOLE OUT ROUTINE
             MONIT EQU
FØ21
            CO
                     EQU
F009
                     ORG LOC
0149
             CHECKING EPROM START.
             2
                            C,03 ;03=2708, 07=2716
             ERASE: MVI
0140 ØE03
                     LXI D.PROM SEPROM ADDRESS
0142 1100D9
                                     FREAD EPROM
                     ALDAX D
0145 1A
             ERI:
                             WFFH STEST FOR ERASE
9146 13
                     INX
                            D
0147 FEFF
                      CPI
                            ØFFH
                                     FAIL CHARACTER
0149 3E46
                     MVI
                             ERROR
Ø148 C256Ø1
                     JNZ
BLAE TA
                     MOV
                            \mathbf{A}_{\boldsymbol{x}}\mathbf{D}
914F A1
                            C
                     ANA .
3150 B3
                     ORA
                             E
                                    - : DONE YET?
Ø151 C245Ø1
                            ERI
                      JNZ
                            A, 'P'
                                     ; PASS CHARACTER
Ø154 3E5Ø
                     MVI
Ø156 4F
                             C.A 🗠
              ERROR: MOV
             JOUTPUT ROUTINE CALLS USER MONITOR ENTRY
             ; POINT FOR CONSOLE OUTPUT. DATA IS IN REG. - C.
             ; BE SURE TO CHANGE THIS TO MEET YOUR NEEDS.
0157 CD09FØ
                      CALL
                            CO
                             MONIT
Ø15A C321FØ
                     JMP
0000
                      END
```

```
ISOURCE DATA IN MEMORY AGAINST THE EPROM COPY.
               PRINTS P=PASS. F=FAIL.
              - COPYRIGHT BY SOLID STATE MUSIC, 1978
               ; REGISTER USAGE:
               FREG.A...TEST AND PASS CHARACTERS
               3REG.B...ORIGINAL DATA
               ;REG.C....SIZE. SIZE=256(REG.C +1)
               REG.DE...PROM CARD ADDRESS
               *REG.HL...ADDRESS OF ORIGINAL
               LOC
6130
                        EQU
                                189H
0000
               PROM
                        EQU
                                MODOGO
                                         JPROGRAMMING SOCKET
4600
               RAM
                        EQU
                                4000H
                                         JORIGINAL DATA ADDR.
RURL
               MONIT
                        EQU
                                ØFØ21H
                                         JEXIT TO USER
7009
               CO
                        EQU
                                @F@@9H ; CONSOLE OUTPUT
30 BB
                        ORG
                                LOC
               START OF VERIFY
3388 BE83.
               VERF:
                        MVI
                                C. Ø3
                                         363=2768, 67=2716
6182 1100D0
                        LXI
                                D. PROM
                                        JSOCKET ADDR. OF COPY
0185 210040
                        LXI .
                                H. RAM
                                         POINT TO RAM MASTER
0133 46
               VERF1:
                       VOM
                                \mathbf{B}_{\sigma}\mathbf{M}
                                         GET ORIGINAL DATA
6189 1A
                        LDAX
                                O
                                         JGET ROM COPY
E18A 13
                        INX
                                D
8183 23
                        INX
                                H
BISC B8
                        CMP
                                В
                                         SARE THEY ALIKE?
163 SD 3E46
                        MVI
                                A. F
218F C29A81
                        JN Z
                                ERROR
8198 7A
                                A.D
                        MOV
0193 AI
                        ANA
                                C
2194 B3
                        ORA
                                E
9195 G288Ø1
                        JNZ
                                VERF!
                                        GO BACK FOR NEXT BYTE
8198 3E50
                        MVI
                                A. 'P'
               SOUTPUT ERROR CHARACTER.
BIGA AF
               ERROR:
                       MOV
                                C.A -
SASB CDØSFØ
                        CALL
                                c_0
                                         sourpur IT.
RISE C321FØ
                       JMP
                                MONIT
0000
                        END
```

; A SIMPLE ROUTINE FOR VERIFYING THE ORIGINAL

5.0 TROUBLE SHOOTING HINTS

- 5.1 Check for proper setting of the DIP switches and jumper arrangements
- 5.2 Verify that all IC's are in the correct sockets.
- 5.3 Visually inspect all IC's to be sure that pins are in the sockets and not bent under the IC.
- 5.4 Verify that the output voltage of each regulator is correct. (See section 2.0)
- 5.5 Inspect back side of the board for solder bridges. Run a small sharp knife blade between traces that appear suspicious.
- 5.6 If you have an addressing problem:
 - a. Check the address line buffers U1, U2 & U3 for shorts, or opens to the sockets or a defective IC.
 - b. Check the address decoders U16, U18, U24 & U26 for shorts, or opens to the sockets or a defective IC.
 - c. Check general logic U6,U10 or U21 for shorts, or opens to the sockets or a defective IC.
- 5.7 If incorrect data is transferred on a read (or write):
 - a. Check the data buffers U4, U5 & U6 for shorts, or opens to the socket or a defective IC.
 - b. Check general logic U7, U8 & U9 for shorts, or opens to the socket or a defective IC.
- 5.8 If you can read a PROM in the programming socket, but can not program it:
 - a. Check the DC-to-DC converter (U32) for the correct voltage (+26.5 volt) on Cl the + end. Check if the voltage drops out of regulation when you are programming a PROM, and if so, inspect the circuitry around U32 for shorts or opens.
 - b. Check pin 18 of U22 & U23 for the correct pulse widths during programming (refer to 2.12 for pulse widths).
- 5.9 If the PBI puts the computer into a infinite wait-state:
 - a. PSYNC signal on the bus is very noisy, and presets U29 for additional wait-states. This condition can be corrected in some mainframes by adding a 1000pf filter capacitor between U29, pin 10 and U29, pin 7 on the back of the board.
 - b. U28, pin 12 is not changing states. Check U27 & U28 monostables for correct operation.

6.0 THEORY OF OPERATION

6.1 Usage

- 1) U1-U3 (Hex Tri-state buffers 74LS367) are used to buffer the add to lines onto the card and RDY onto the bus.
- 2) U4-U6 (Hex Tri-state buffers 74LS367) are used to buffer the data bus and various other signals (address decode, SWO status).
- 3) U7 (Hex inverter 74LSO4) is used to buffer various signals on the card and drive the LED.
- 4) U' (triple 3 input NAND 74LS10) is used to enable or reset the programming flip flop and to generate the data output enable for memory resd.
- 5) U9 (triple 3 input AND 74LSII) is used to enable the data setrup one shot, enable the wait state circuit U20, and buffer SMEMR onto the board.
- 6) UIO (triple 3 input NAND 74L310) is used to form part of the programming flip flop, generate CS to the programming sockets and to enable the PROM block decoder, UI6.
- 7) Ull-Ul4 are the sockets for 4k of 2708 or 8k of 2716 read-only-memory.
- 8) U15 (8 Input NAND 74LS30) is a detector for FF (Hex) bytes.
- 9) U16 (Dual 1 of 4 decoder 74LS139) decodes the address of the U11-314 PROM block.
- 10) U17 (DIP switch) selects the address for the PROM block.
- 11) U18 (Quad 2 input NOR open collector 7433) decodes the 4 LSB of the output port address and enables the RDY buffer.
- 12) U19 (Quad latch 74LS175) latches data bits \emptyset and i to select 2708 \odot 2716 programming circuitry.
- 13) U20 (4-bit registor 74LS173) generates read cycle wait-states for the FROMs.
- 14) U21 (Quad 2 input NAND 74LSOO) forms part of the programming flip flop, buffers 02 and gates wait-state signals to the buffer (U3).
- 15) U22 2708 programming socket
- 16) U23 2716 programming socket.
- 17) 824 (Quad 2 input exchasive the limited) is used to decode an exchanting colored
- 18) 825 is an addressing Dir that it is appear four tweeth positions address the programming sockets. The lower four positions address the programming flip flop.

- 19) U26 (Quad 2 input exclusive-or, 74LS136) is used to decode a 4K block for the programming sockets.
- 20) U27, U28 (Dual one shot, 74LS123) control set-up, hold and programming pulse times for 2708, 2716.
- 21) U29 (Dual flip flop 74LS74) controls wait-state circuitry for read and programming cycles.
- 22) U30 +5 volt regulator.
- 23) U31 +12 volt regulator.
- 24) U32 (DC to DC converter TL497) generates +26.5V programming voltage.
- 25) U33 -5 volt regulator.

6.2 Operation

Addressing

The PBI has three address circuits:

- a) Addressing for the programming sockets (U22 & U23).
- b) Addressing for on-board PROM (Ull thru Ul4).
- c) One 1/0 port for PROM select (2708 vs. 2716).

U26 is used to decode a 4K boundary of memory for the two programming sockets. The output of U26 is buffered by U6, pin 14, and is sent U10, pin 4 to control the chip select of U22 & U23 and also can reset the programming flip-flop by enabling U8, pin 3 for a SMEMR cycle.

U16 generates four chip select signals for PROMs U11 thru U14 by setting the jumpers A thru E and the DIP switch SW3 (U17). Address line A15 must be a one to U10, pin 10 to enable U16, so the valid PROM addresses are any 4K or 8K boundary from 8000 Hex to F000 Hex.

U24 decodes the programming flip-flop's 1/0 address. U18 pins 2, 3, 11 & 12 must be zero to enable the output of U24. U18 detects if $\Delta\emptyset$ thru A3 is zero and then U24 decodes the upper four address lines, A4 thru A7. The programming flip-flop can therefore be addressed to any Hex port where the lower digit is zero (like port $\emptyset\emptyset$, $1\emptyset$, $2\emptyset$, $3\emptyset$, etc.).

Programming

Programming is controlled by a flip-flop made up of UIØ, pin 12 and U21, pin 8. Power-on-clear (Bus pin 99) will reset the programming flip-flop to a non-programming mode, and also a memory read cycle to the programming sockets.

When U8, pin 11 receives a logic one (valid I/O address), U8, pin 10 gets a write pulse and U8, pin 9 detects the status for an output instruction, then the programming flip-flop is set. The LED (D2) turns on to indicate the flip-flop is set.

U8, pin 8 which sets the programming flip-flop also clocks a couple of D-flip flops (U19) to save data bits DØ.8 D1 which will be used later to control a monostable U27.

U19 controls the clear lines of U27 (Dual monostable). If U19 receives a Ø1 Hex code, then U27, pin 13 is held reset and U27, pin 5 is allowed to give 0.6 ms pulses to program a 2708 EPROM. If U19 receives a Ø2 Hex code, then U27, pin 5 is held reset and U27, pin 13 is allowed to give 50 ms pulses to program a 2716 EPROM. Therefore outputting a binary code to the programming flip-flop port also sets which PROM will be programmed.

If the programming flip-flop is set, a write instruction (\$\text{SVO}\$) to the programming socket address area will produce a logic one on U9, pin 8 which triggers U28, pin 2 starting the set-up time. The end of the set-up pulse from U28 triggers U27, pin 5 or U27, pin 13 depending on which is not cleared. U27, pin 13 generates the programming pulse for the 2716 on U23, pin 18. U27, pin 5 generates the programming pulse for the 2708 and is level shifted by Q1, Q2 & Q3 to produce a high voltage programming pulse on U22, pin 18. The trailing edge of either programming pulse triggers U28, pin 12 to generate a negative pulse to release the processor to proceed to the next data byte, therefore controlling the data hold time.

6.2 Operation (continued)

Wait Circuitry

The wait-state cycles for reading any of the on-board PROM is controlled by U20 which is connected up to act like a four bit shift register. PSYNC resets this shift register, then Ø2 is used as a clock to shift a one through the register. The number of wait-state cycles is selected by a jumper to one of the shift register's stages. The two D-flip flops (U29) are preset by PSYNC to a logic 1. U29, pin 9 controls programming wait cycles and U29, pin 5 controls the memory read wait cycles. U29's outputs are combined by U21 to make a wait-request signal which can be enabled or disabled by U18, pin 10.

In the programming mode, U2Ø is inhibited and the wait-state period ends at the completion of the data hold time which is signified by the rising edge of a logic signal on U29, pin 11. In the memory read mode, U2Ø is enabled and the wait cycles are shifted out until a rising logic state is sent to U29, pin 3. (Jumper T to S must be connected for read wait-states.)

Programming Voltage

The programming voltage is generated by a switching power supply designed around U32. The current is stored in Cl (1000mfd) and the capacitor is charged to $\pm 26.5 \text{V}$ for programming. The switch SWl is used to pass on the programming voltage to the PROMs to allow for manual defeat to prevent accidental programming. The programming voltage drives a pulse shaping circuit (Q1, Q2 & Q3) (for 2708's) and an enable circuit (Q4 & Q5) (for 2716's) for the high voltage to U22 & U23. During the programming mode, Q6, Q7 & Q8 control the CS pin of U22, which is at $\pm 12 \text{V}$ during programming, $\pm 5 \text{V}$ when not selected and $\pm 6 \text{V}$ when selected for reading.

7.0 Warranty

SSM warrants its products to be free from defects in materials and/or workmanship for a period of 90 days for kits and bare boards, and one (1) year for factory assembled boards. In the event of malfunction or other indication of failure attributable directly to faulty workmanship and/or material, then, upon return of the product (postage paid) to SSM at 2116 Walsh Ave., Santa Clara, California, 95050 "Attention Warranty Claims Department", SSM will, at its option, repair or replace the defective part or parts to restore said product to proper operating condition. All such repairs and/or replacements shall be rendered by 5SM without charge for parts or labor when the product is returned within the specified period of the date of purchase. This warranty applies only to the original purchaser.

This warranty will not cover the failure of SSM products which at the discretion of SSM, shall have resulted from accident, abuse, negligence, alteration, or misapplication of the product. While every effort has been made to provide clear and accurate technical information on the application of SSM products, SSM assumes no liability in any events which may arise from the use of said technical information.

This warranty is in lieu of all other warranties, expressed or implied, including warranties of mercantability and fitness for use. In no event will SSM be liable for incidental and consequential damages arrising from or in any way connected with the use of its products.

PBI Parts List

Chip Pack

1 - U2174L\$00 74L\$04 1 - U7 74L\$10 2 - U8, U101 - 09 74L\$11 1 - 015 74L\$30 I - U18 74L\$33 /7433 1 - U29 74L\$74/7474 2 - U27, U2874123 2 - U24, U2674L\$136 1 - U16 74L\$139 1 - U20 74L\$173/74173 1 - U19 74L\$175 6 - U1-U6 74L\$367/74367 TL497; DC-DC converter 1 - U32

Socket Pack

Diode Pack

Hardware Pack

Capacitor Pack

Capacitor Pack Con't


C19, C21-C25 C33,C35,C36 2 - C18, C28.27/.47uf Cap. (Radial) 2 - C3,C20 luf,35V Cap. (Axial) 3.3uf 5v 10% Dip Tant. (Radial) 1 - 66 4.7uf 25V (Radial) 25V 4 - C30, C31, C32, C3410-39uf,27V-50V (Axial) 2 - C16, C291 - 617 47uf 15V Tant. (Radial) 1 - 61 1000uf 35V Elect. (Axial) 1 - L1 220uH,200ma Shielded Coil (Axial)


Resistor Pack


1 - R38 1.2K ohm, ¼W, (Brown, Red, Red) 8 - R8, R23, R33, R39-R42, R43 2.7K ohm, ¼W, (Red, Violet, Red) 2 - R9-R15, R26-R32 2.7K SIP (Resistor Pack) 4 - R3, R5, R17, R343.3K ohm, \(\frac{1}{2}\text{W}\), (Orange, Orange, Red) 2 - R7, R25 4.7K ohm, ¼W, (Yellow, Violet, Red) 1. - R24 6.8K ohm, ¼W, (Blue, Grey, Red) 3 - R2, R6, R3510K ohm, ¼W, (Brown, Black, Orange) 1 - R18 20K ohm, ¼W, (Red, Black, Orange) 2 - R1, R447K ohm, ¼W, (Yellow, Violet, Orange) 1 - R36 50K ohm Trim Pot 3 - R19, R21, R22 51K ohm, ¼W, (Green, Brown, Orange) 2 - R37A, R37B 2.2 ohm, ¼W, (Red, Red, Gold, Gold) 2 - R16, R20 470 ohm, ±W, (Yellow, Violet, Brown)

Misc.

PC Board
10 14 Pin Sockets
10 16 Pin Sockets
1 Instruction Manual







```
PB1 ROUTINGS FOR POLY
                                                      860606
       C3 10 B8
B800:
                                     SME
                                          PROG
        C3 30 B8
    31
                                     JMF
                                          VERBLK
        C3 50 38
    65
                                     7/19
                                          YER IFY
    9:
        C3 70 B8
                                     9 MTC
                                          FILLM
        C3 80 88
    C:
                                     TMP
                                          MOVEM
    1- -
        C. Jean
BS102
        3 E 02
                          PROS:
                                    HYM A.Z
    22
        D3
            \triangle \Diamond
                                     out
                                          4/DE
     4-0
        0 5
             07
                                    MYIC, 7
                                                 3# 119mx - C
     60
        1 /
            90
                 DO
                                    LXI DEOPPOY 3 PROG SECKET
        21
     9:
            0.2
                                    LXIH, 80000H
                                                    3 RAAA
 B8 10: 7E
                           PROGL:
                                     MOV. ÁSM
       12.
    DI
                                     STAX
     E: 13
                                     INX
     1-2
                                     INX
    201 7A
                                           A, D
                                     MOA
     1: A1
                                     AMA
       Б3
     2:
                                     ORA
             10 B8
       C 2.
     2:
                                     JNZ
                                            PROGL
     6= 1B
                                     DCX
                                            \supset
        1 4
     70
                                     LDAX
     8= 09
                                                   3 Robich to monite
     9:-F: FF FF ... FF
 B8309 3E 07
                            VERBLK: MVI CO $7
     Z:
        11 00
                                     LXI D, ODpod
B835: 1A
                               ER1: LDAX D
     6: 13
                                     INX
                                           \supset
     7: FE
              FF
                                           PEFH
                                     CPI
      9: 35 46
                                           A3 /F!
                                     MVI
                  BS
      51 C2 46
                                     JNZ
                                           ER2
      E: 7A
                                     MOV
      F= A1
                                     AMA
    40:133
                                           C.
                                    ORA
              35
      1:02
                                     JNZ
                                           ER 1
      4:36
              50
                                           ASIPI scornsole output
                                     MVI
B846: CB 24 00
9: F. FF., EF
                  00
                                    JMP
                              E R2:
                                     1 :--
         35
              07
                          VERIFY:
                                   MVI C,07
     2:
         1/
              00
                                         7, 97¢¢
         2.1
              00
      5:
                                    LXI
                                    LDAX
                            VER1=
     90 13
      A. BE
                                    CMP
                                          \sim
              46
                                         A 1=1
VER2
                                    MVI
                  B8
```

B8503 582 1A B= 3E D= C2 60:22 69 JME INX H 1: 7/2 7/: MOV AD ANA C 58 JNZ VER 1

VERZ:

Addir.

MVI A, I PI TMP WH1 TMP 100n Enla B870: 21 00 80 B873: 36 FF 5: 23 6: 7C 90 7: FE 90 9: C2 73 B8 (88) 9: C9 FF 60 D: -F: 00 80 8886: 7E 21 00 80 8886: 7E 23 9: 72 8: 13 A: FE 286 B8 B890: C9

FILLME LXI H, 8000 FIL: MVI MO OFFH TNX H MOV AsH CPI 90H JNZ FIL RET LX 1 H, 8800 MOVEM. LX 1 D, 8000 AjM. aMvam Mov STAX INX INX MOV A, H CPI 90H JNZ MOVM ROT

SP 17888003 17 G

PROBLEM: Show down to TMP WHI TO MALE WHIS YET

B846: CD

38492 76 33602 76